CUSTOMER SERVICE BULLETIN



Bulletin No.	491Ø-19	
Description		
Model	Model II	
Stock No.	26-491Ø Version 2.Øa	
Date	Dec. 15, 1981	
Page 1 of	1	
Tuge Ter		

400 Atrium-One Tandy Center, Fort Worth, Texas 76102

Problem

We are now using several suppliers of the FDC controller for the TRS 80 Model II. Some of these chips have different timing constraints from the original chip. This has caused some machines to demonstrate problems when using the new chips, specifically the Synertek chip. TRSDOS 2.0a is currently sensitive to these timing differences.

Solution

Apply the following patches if your machine is demonstrating I/O problems with disk (lockups requiring system reset). We hesitate to recommend applying these patches to a system that is working properly, however, there should be no effect at all in applying these patches to any system with any of the chips in current use.

1. Make a backup copy of your TRSDOS diskette.

2. At TRSDOS READY apply the following patches.

PATCH SYSRES/SYS A=ØE54 F=3ED8D3E4CD6CØEDBE7 C=F33ED8D3E43EDØD3E4 PATCH SYSRES/SYS A=ØE5D F=DBE43EDØD3E4CD6CØE C=FBØØØØØØCD6CØEDBE7 PATCH FORMAT A=2D19 F=3ED8D3E4CD2F2DDBE7 C=F33ED8D3E43EDØD3E4 PATCH FORMAT A=2D22 F=DBE43EDØD3E4CD2F2D C=FBØØØØØØCD2F2DDBE7