

Sun-4 Assembly Language Reference Manual

)	
	· · ·
and the second se	

Part Number: 800-3086-10 Revision A of 27 March, 1990 SPARC[™] is a trademark of Sun Microsystems, Inc.

Sun Workstation® is a trademark of Sun Microsystems, Incorporated.

Copyright © 1990 Sun Microsystems, Inc. – Printed in U.S.A.

All rights reserved. No part of this work covered by copyright hereon may be reproduced in any form or by any means – graphic, electronic, or mechanical – including photocopying, recording, taping, or storage in an information retrieval system, without the prior written permission of the copyright owner.

Restricted rights legend: use, duplication, or disclosure by the U.S. government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 52.227-7013 and in similar clauses in the FAR and NASA FAR Supplement.

The Sun Graphical User Interface was developed by Sun Microsystems, Inc. for its users and licensees. Sun acknowledges the pioneering efforts of Xerox in researching and developing the concept of visual or graphical user interfaces for the computer industry. Sun holds a non-exclusive license from Xerox to the Xerox Graphical User Interface, which license also covers Sun's licensees.

This product is protected by one or more of the following U.S. patents: 4,777,485 4,688,190 4,527,232 4,745,407 4,679,014 4,435,792 4,719,569 4,550,368 in addition to foreign patents and applications pending.

Contents

Chapter 1 Assembler Syntax	1
1.1. Introduction	1
1.2. Other References	1
1.3. A Short Example	1
1.4. Syntax Notation	2
1.5. Statement Syntax	2
1.6. Lexical Features	2
Case Distinction	3
Comments	3
Numbers	3
Strings	3
Symbol Names	3
Labels	4
Special Symbols	4
Operators and Expressions	5
1.7. as Error Messages	5
Chapter 2 Instruction-Set Mapping	7
2.1. Table Notation	7
2.2. Integer Instructions	8
2.3. Floating-Point Instructions	13
2.4. Coprocessor Instructions	15
2.5. Synthetic Instructions	15
2.6. Leaf Procedures	17

Appendix A Pseudo-Operations	19
Appendix B The Sun-4 Assembler B.1. as Options	23 23
Index	25

Tables

Table 1-1	Special Symbols	4
Table 2-1	Notation	7
Table 2-2	SPARC to Assembly Language Mapping	9
Table 2-3	Floating-point Instructions	14
Table 2-4	Coprocessor Instructions	15
Table 2-5	Synthetic Instruction to Hardware Instruction Mapping	15
Table A-1	List of Pseudo-Operations	19





Assembler Syntax

1.1. Introduction
 Sun Microsystems' Sun-4 Assembler takes assembly language programs, as specified in this document, and produces relocatable object files for processing by the Sun-4 link editor. The assembly language described in this document corresponds with the SPARC instruction set defined in the SPARC[™] Architecture Manual, Version 8, is intended for use on Sun-4s and SPARCStations.
 1.2. Other References
 You should also become familiar with the manual pages as(1), ld(1), cpp(1), a.out(5), and the SPARC Architecture Manual.
 1.3. A Short Example
 The following example illustrates how a short assembly language program might look.

```
/*
 * a simple program to copy a string
 * showing correct syntax, delay slots, and use of annul bit.
 * pseudo-operations: .seg, .global, .asciz, .skip
 * synthetic instructions: set, ret, retl, mov, inc, deccc, nop
 * numeric label:
                          1
 * symbolic substitution: WINDOWSIZE
*/
#include <sun4/asm linkage.h>
                "text"
        .seg
        .global main
main:
        save
                %sp, -WINDOWSIZE, %sp
                str, %o
        set
                                           ! source string
        set
                out, %01
                                           ! destination location
                bcopy
        call
                24, 802
                                           ! delay slot, length to copy
        mov
        ret
        restore %00, 0, %00
                                          ! return value from main
        .global _bcopy
```



1: ! inc from address inc 800 stb 804, [801] ! write to address ! in the delay slot: inc to address inc 801 _bcopy: deccc 802 ! dec count, set condition codes ! loop until done bge,a 1b[800], 804 ! delay slot, read from address ldub ! leaf routine return retl ! delay slot nop "data" .seg str: .asciz "this is a sample string" "bss" .seg out: ! reserve 30 bytes .skip 30

1.4. Syntax Notation

In the descriptions of assembly language syntax in this chapter, brackets "[]" enclose optional items, and the star "*" indicates items to be repeated zero or more times. Braces "{}" enclose alternate item choices, which are separated from each other by vertical bars "[". Wherever blanks are allowed, arbitrary numbers of blanks and horizontal tabs may be used.

The syntax of assembly language lines is:

```
[statement [ ; statement]*] [!comment]
[!comment]
```

1.5. Statement Syntax

The syntax of an assembly language statement is:

[label:] [instruction]

In the above syntax, *label* is a symbol name (described below), *instruction* is an encoded pseudo-op, synthetic instruction, or instruction, and *comment* is any text up to the line end.

1.6. Lexical Features

This section describes lexical features of the assembler's syntax.



Case Distinction		Upper and lower case are distinct everywhere, <i>except</i> in the names of special symbols (see below), where there is no case distinction.		
Comments		A comment is preceded by an exclamation mark; the "!" and all following characters up to the end of the line are ignored. C-style comments with " $/**/$ " are also permitted, and may span multiple lines.		
Numbers		Decimal, hexadecimal, and octal numeric constants are recognized, and are writ- ten as in the C language. For floating-point pseudo operations, floating-point constants are written with $0r$ or $0R$ (for REAL) followed by a string acceptable to $atof(3)$: an optional sign followed by a nonempty string of digits with optional decimal point and optional exponent, or followed by a special name, as shown below.		
		The special names Ornan and Orinf represent the special floating-point values Not-A-Number and INFinity, respectively. Negative Not-A-Number and Nega- tive INFinity are specified as Or-nan and Or-inf, respectively.		
	NOTE	Notice that the names of these floating-point constants begin with a zero, not the letter " O "		
Strings	Strings may be quoted with either double-quote (") or single-quote (') marks. When used in an expression, the numeric value of a string is the numeric value of the ASCII representation of its first character.			
		The suggested style is to use single quote marks for the ASCII value of a single character, and double quote marks for quoted-string operands, such as used by pseudo-ops. Here is some assembly code in the suggested style:		
		add %gl,'a'-'A',%gl ! gl + ('a' - 'A')> gl .seg "data" .ascii "a string" .byte 'M'		
		The following escape codes are recognized in strings; they are derived from C:		
		\bbackspace\fformfeed\nnewline (linefeed)\rcarriage return\thorizontal tab\nnnoctal value nnn		
Symbol Names		The syntax for a symbol name is:		
		{ letter _ \$. } { letter _ \$. digit }*		
		Upper-case and lower-case letters are distinct, and the underscore, dollar sign, and period are treated as alphabetic characters		



Labels

Symbol names that begin with L are assumed to be compiler-generated local symbols, and, to simplify debugging somewhat, are best avoided in hand-coded assembly language routines.

The symbol "." is predefined, and always refers to the address of the beginning of the current assembly language statement.

NOTE By convention, system run-time routine names start with "." and names from C, assembly language and £77 begin with a "_".

A label is either a symbol or a single decimal digit n (0...9). Note that a label is immediately followed by a colon.

Numeric labels may be defined repeatedly in an assembly, whereas normal symbolic labels may be defined only once.

A numeric label n is referenced after its definition (backward reference) as nb, and before its definition (forward reference) as nf.

Special Symbols Special symbol names begin with % so as not to conflict with user symbols, and include:

Symbol Object	Name	Comment
general-purpose registers general-purpose global registers general-purpose ''out'' registers general-purpose ''local'' registers general-purpose ''in'' registers	%r0 %r31 %g0 %g7 %o0 %o7 %l0 %l7 %i0 %i7	(same as %r0 %r7) (same as %r8 %r15) (same as %r16 %r23) (same as %r24 %r31)
stack-pointer register frame-pointer register	%sp %fp	(%sp ≡ %o6 ≡ %14) (%fp ≡ %i6 ≡ %30)
floating-point registers floating-point status register front of floating-point queue	%f0 %f31 %fsr %fq	
coprocessor registers coprocessor status register coprocessor queue	%c0 %c31 %csr %cq	
program status register trap vector base address register window invalid mask Y register	%psr %tbr %wim %y	
unary operators	%lo %hi	(extracts least significant 10 bits) (extracts most significant 22 bits)

Table 1-1Special Symbols

There is no case distinction in special symbols; therefore using something like %PSR is equivalent to %psr. Use of all lower-case is the suggested style. The lack of case distinction allows for the use of non-recursive preprocessor



substitutions, such as

#define psr %PSR

The special symbols %hi and %lo are true unary operators which can be used in any expression, and like other unary operators have higher precedence than binary operations. For example:

%hi a+b ≡ (%hi a)+b %lo a+b ≡ (%lo a)+b

It is a good idea to enclose operands of %hi or %lo in parentheses to avoid ambiguity. For example:

%hi(a) + b

Operators and Expressions

The following operators are recognized in constant expressions:

Binary	Operators	Unary	Operators
+	Integer Addition	+	(no effect)
-	Integer Subtraction	-	2's Complement
*	Integer Multiplication	~	1's Complement
1	Integer Division	810	(see above)
용	Modulo	8hi	(see above)
^	Exclusive OR		
<<	Left Shift		
>>	Right Shift		
&	Bitwise AND		
1	Bitwise OR		

Note that the modulo operator % must not be immediately followed by a letter or digit, to avoid confusion with register names or with %hi or %lo. The modulo operator is typically followed by a space or left parenthesis.

Although the above operators have the same precedence as in the C language, parenthesization of expressions is recommended to avoid ambiguity.

1.7. as Error Messages Messages generated by the assembler are generally self explanatory and give sufficient information to allow one to correct a problem. Certain conditions will cause the assembler to issue warnings associated with delay slots following Control Transfer Instructions (CTIs):

- set instructions in delay slots
- □ labels in delay slots
- segments that end in control/transfer instructions



These are not necessarily incorrect, but point to places where a problem could exist. If you have intentionally written code this way, you can inform the assembler that you know what you are doing by inserting a pseudo-op in a manner similar to a C programmer's using casts.

The .empty pseudo-operation in a delay slot tells the assembler that the delay slot can be empty or contain whatever follows, because you have verified that either the code is correct or the content of the delay slot doesn't matter. Avoid using .empty in assembly-language programs just as you would avoid using casts in C programs. The .empty pseudo-operation is used only in programs written in assembly language; Sun's compilers don't generate it.



Instruction-Set Mapping

The tables in this chapter describe the relationship between hardware instructions of the SPARC architecture, as defined in SPARC Processor Architecture, and the instruction set used by Sun Microsystems' SPARC Assembler.

2.1. Table Notation The following table describes the notation used in the tables in the rest of the

chapter to describe the instruction set of the assembler.

Symbol	Describes	Comment	
reg	<pre>%r0 %r31 %g0 %g7 %o0 %o7 %10 %17 %i0 %i7</pre>	(same as %r0%r7) (same as %r8%r15) (same as %r16%r23) (same as %r24%r31)	
freg	%f0 %f31		
creg	%c0 %c31		
value		(an expression involving at most one relocatable symbol)	
const13	value	(a signed constant which fits in 13 bits)	
const22	value	(a constant which fits in 22 bits)	
asi	value	(alternate address space identifier; an unsigned 8-bit value)	
reg _{rd}		Destination register.	
reg _{rs1} , reg _{rs2}		Source register 1, source register 2.	
regaddr	$\frac{reg_{rs1}}{reg_{rs1}} + reg_{rs2}$	Address formed with register contents only.	
address	$\begin{array}{rcl} reg_{rs1} + reg_{rs2} \\ reg_{rs1} + const13 \\ reg_{rs1} - const13 \\ const13 + reg_{rs1} \\ const13 \end{array}$	Address formed from register contents, immediate constant, or both.	

Table 2-1 Notation



Symbol	Describes	Comment
reg_or_imm	reg const13	Value from either a single register, or an immediate constant.

Table 2-1 Notation—Continued

2.2. Integer Instructions The followin

The following table outlines the correspondence between SPARC hardware integer instructions and SPARC assembly language instructions. The following notations are suffixed repeatedly to assembler mnemonics (and in upper case for SPARC architecture instruction names):

- sr --- status register.
- *a* instructions dealing with alternate space.
- b byte instructions.
- h halfword instructions.
- d doubleword instructions.
- f referencing floating-point registers.
- c referencing coprocessor registers.

rd — as a subscript, refers to a destination register in the argument list of an instruction.

rs — as a subscript, refers to a source register in the argument list of an instruction.

NOTE The syntax of individual instructions is designed so that a destination operand (if any), which may be either a register or a reference to a memory location, is always the **last** operand in a statement.

In the table below, curly brackets ({}) mark optional arguments. Square brackets ([]) mark indirection: the *contents* of the addressed memory location are being read from or written to.

NOTE All Bicc and Bfcc instructions, described in the following table, may indicate that the annul bit is to be set by appending ", a" to the opcode; e.g. "bgeu, a label".



SPARC	Mnemonic	Argument List	Name	Comments
ADD ADDcc ADDX ADDXcc	add addcc addx addxcc	reg _{rs1} , reg_or_imm, reg reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Add Add and modify icc Add with carry	
AND ANDcc ANDN ANDNcc	and andcc andn andncc	reg _{rs1} , reg_or_imm, reg reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	And	
Bicc	<pre>bn{,a} bne{,a} be{,a} bg{,a} ble{,a}</pre>	label label label label label	Branch on integer condi- tion codes	(branch never) (synonym: bnz) (synonym: bz)
	<pre>bge{,a} bl{,a} blu{,a} bleu{,a} bleu{,a} bcc{,a} bcs{,a} bpos{,a} bneg{,a} bvc{,a} bvs{,a} ba{,a}</pre>	label label label label label label label label label label		(synonym: bgeu) (synonym: blu) (synonym: b)
CALL	call	$label\{,n\}$	(n = # of out registers used as arguments)	
CBccc	cbn{,a} cb3{,a} cb2{,a} cb23{,a} cb1{,a} cb13{,a} cb12{,a} cb123{,a} cb123{,a} cb03{,a} cb03{,a} cb023{,a} cb013{,a} cb013{,a} cb013{,a} cb012{,a}	label label label label label label label label label label label label label label	Branch on coprocessor condition codes	(branch never)

Table 2-2	SPARC	to Assembly	Language	Manning
	0	io i ibbonioi y		11 apping



SPARC	Mnemonic	Argument List	Name	Comments
FBfcc	<pre>fbn{,a} fbu{,a} fbu{,a} fbug{,a} fbul{,a} fbul{,a} fbul{,a} fblg{,a} fbne{,a} fbue{,a} fbue{,a} fbue{,a} fbue{,a} fbue{,a} fble{,a} fble{,a} fble{,a} fble{,a} fble{,a} fble{,a} fble{,a}</pre>	label label label label label label label label label label label label label label	Branch on floating-point condition codes	(branch never) (synonym: fbnz) (synonym: fbz)
FLUSH	flush	address	Instruction cache flush	
JMPL	jmpl	address, reg _{rd}	Jump and link	
LDSB LDSH LDSTUB LDUB LDUH LD LDD LDF LDF LDF LDC LDCSR LDDC	ldsb ldsh ldstub ldub lduh ld ld ld ld ld ld ld ld ld ld ld	[address], reg _{rd} [address], freg _{rd} [address], %fsr [address], freg _{rd} [address], creg _{rd} [address], %csr [address], creg _{rd}	Load signed byte Load signed halfword Load-store unsigned byte Load unsigned byte Load unsigned halfword Load word Load double word Load floating-point regis- ter Load double floating-point Load coprocessor Load double coprocessor	(reg _{rd} must be even)
LDSBA LDSHA LDUBA LDUHA LDA LDDA LDSTUBA	ldsba ldsha lduba lduha lda ldda ldstuba	[regaddr] asi, reg _{rd} [regaddr] asi, reg _{rd}	Load signed byte from alternate space	(reg _{rd} must be even)

Table 2-2 SPARC to Assembly Language Mapping—Continued



SPARC	Mnemonic	Argument List	Name	Comments
MULScc	mulscc	reg _{rsl} , reg_or_imm, reg _{rd}	Multiply step (and modify icc)	
NOP	nop		no operation	
OR ORcc ORN ORNcc	or orcc orn orncc	reg _{rs1} , reg_or_imm, reg reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Inclusive or	
RDASR RDY RDPSR RDWIM RDTBR	rd rd rd rd rd	<pre>%asrn_{rs1}, reg_{rd} %y, reg_{rd} %psr, reg_{rd} %wim, reg_{rd} %tbr, reg_{rd}</pre>		(see synthetic instructions) (see synthetic instructions) (see synthetic instructions) (see synthetic instructions)
RESTORE	restore	reg _{rs1} , reg_or_imm, reg _{rd}		(see synthetic instructions)
RETT	rett	address	Return from trap	
SAVE	save	reg _{rs1} , reg_or_imm, reg _{rd}		(see synthetic instructions)
SDIV SDIVcc	sdiv sdiv	reg _{rs1} , reg_or_imm, reg reg _{rs1} , reg_or_imm, reg _{rd}	signed divide signed divide and modify icc	
SMUL SMULcc	smul smulcc	reg _{rs1} , reg_or_imm, reg reg _{rs1} , reg_or_imm, reg _{rd}	signed multiply signed multiply and modify icc	
SETHI	sethi	const22, reg _{rd}	Set high 22 bits of r regis-	
	sethi	%hi(value),reg _{rd}		(see synthetic instructions)
SLL SRL SRA	sll srl sra	reg _{rs1} , reg_or_imm, reg reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Shift left logical Shift right logical Shift right arithmetic	
STB STH ST STD STF STDF STFSR STDFO	stb sth std std std std	regaddr, [address] regaddr, [address] reg _{rd} , [address] reg _{rd} , [address] freg _{rd} , [address] freg _{rd} , [address] %fg, [address]	Store byte. Store floating-point status register Store double floating-point	(synonyms: stub, stsb) (synonyms: stuh, stsh) (reg _{rd} must be even)
STC	st	creg _{rd} , [address]	queue Store coprocessor	

Table 2-2	SPARC to Assembly Language Mapping—Continued
-----------	--



SPARC	Mnemonic	Argument List	Name	Comments
STDC STCSR STDCQ	std st std	creg _{rd} , [address] %csr, [address] %cq, [address]	Store double coprocessor queue	
STBA	stba	regaddr, [regaddr] asi	Store byte into alternate	(synonyms: stuba, stsba)
STHA STA STDA	stha sta stda	regaddr, [regaddr] asi reg _{rd} , [regaddr] asi reg _{rd} , [regaddr] asi		(synonyms: stuha, stsha) (reg _{rd} must be even)
SUB SUBcc SUBX SUBXcc	sub subcc subx subxcc	reg _{rs1} , reg_or_imm, reg reg _{rs1} , reg_or_imm, reg reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Subtract Subtract and modify icc Subtract with carry	
SWAP SWAPA	swap swapa	[address] , reg _{rd} [regaddr] asi , reg _{rd}	Swap memory word with register	
Ticc	tn	address	Trap on integer condition code. (See note.)	(trap never)
	<pre>tne te tg tg tle tge tl tgu tleu tlu tgeu tpos tneg tvc tvs ta</pre>	address address address address address address address address address address address address address address address		<pre>(synonym:tnz) (synonym:tz) (synonym:tcc) (synonym:tcs)</pre>
TADDcc	taddcc	reg _{rsi} , reg_or_imm, reg	Tagged add and modify icc	
TADDccTV	taddcctv	reg _{rs1} , reg_or_imm, reg _{rd}	Tagged add and modify icc and trap on overflow	
TSUBccTV	tsubcctv	reg _{rs1} , reg_or_imm, reg _{rd}		
UDIV UDIVcc	udiv udivcc	reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	unsigned divide unsigned divide and modify icc	
UMUL	umul	reg _{rs1} , reg_or_imm, reg _{rd}	unsigned multiply	

 Table 2-2
 SPARC to Assembly Language Mapping— Continued



SPARC	Mnemonic	Argument List	Name	Comments
UMULcc	umulcc	reg _{rs1} , reg_or_imm, reg _{rd}	unsigned multiply and modify icc	
UNIMP	unimp	const22	Unimplemented instruction	
WRASR	wr	reg_or_imm,%asrn		
WRY	wr	reg_, reg_or_imm, %y		(see synthetic instructions)
WRPSR	wr	<i>reg_{rs1}</i> , <i>reg_or_imm</i> ,%psr		(see synthetic instructions)
WRWIM	wr	reg, reg_or_imm, %wim		(see synthetic instructions)
WRTBR	wr	reg _{rsl} , reg_or_imm, %tbr		(see synthetic instructions)
XNOR	xnor	reg_, reg_or_imm, reg_	Exclusive nor	
XNORcc	xnorcc	reg _{rs1} , reg_or_imm, reg _{rd}		
XOR	xor	reg_,, reg_or_imm, reg_	Exclusive or	
XORcc	xorcc	reg ^{'s1} , reg_or_imm, reg ^{ra}		

Гable 2-2	SPARC to Assembly Language Mapping-Conti	inued
-----------	--	-------

NOTE Trap numbers 16-31 are available for use by the user, and will not be usurped by Sun. Currently-defined trap numbers are those defined in /usr/include/sun4/trap.h, as follows:

- 0x00 ST_SYSCALL
- 0x01 ST_BREAKPOINT
- 0x02 ST DIV0
- 0x03 ST_FLUSH_WINDOWS
- 0x04 ST_CLEAN_WINDOWS
- 0x05 ST_RANGE_CHECK
- 0x06 ST_FIX_ALIGN
- 0x07 ST_INT_OVERFLOW

2.3. Floating-Point Instructions

In the table below, the types of numbers being manipulated by an instruction are denoted by the following lowercase letters:

- *i* integer
- s single
- d double
- q quad

In some cases where more than numeric type is involved, each instruction in a group is described. Otherwise, only the first member of a group is described.



SPARC	Mnemonic	Argument List	Description
FiTOs	fitos	freg _{rs2} , freg _{rd}	Convert integer to single.
FiTOd	fitod	freg _{rs2} , freg _{rd}	Convert integer to double.
FiTOq	fitoq	freg _{rs2} , freg _{rd}	Convert integer to quad.
FsTOi	fstoi	$\begin{array}{l} freg_{rs2}, & freg_{rd} \\ freg_{rs2}, & freg_{rd} \\ freg_{rs2}, & freg_{rd} \\ freg_{rs2}, & freg_{rd} \end{array}$	Convert single to integer.
FdTOi	fdtoi		Convert double to integer.
FqTOi	fqtoi		Convert quad to integer.
FsTOd	fstod	freg _{rs2} , freg _{rd}	Convert single to double.
FsTOq	fstoq	freg _{rs2} , freg _{rd}	Convert single to quad.
FdTOs	fdtos	$\begin{array}{l} freg_{rs2}, & freg_{rd} \\ freg_{rs2}, & freg_{rd} \end{array}$	Convert double to single.
FdTOq	fdtoq		Convert double to quad.
FqTOd	fqtod	$\begin{array}{l} freg_{rs2}, & freg_{rd} \\ freg_{rs2}, & freg_{rd} \end{array}$	Convert quad to double.
FqTOs	fqtos		Convert quad to single.
FMOVs	fmovs	freg _{rs2} , freg _{rd}	Move
FNEGs	fnegs	freg _{rs2} , freg _{rd}	Negate
FABSs	fabss	freg _{rs2} , freg _{rd}	Absolute value
FSQRTs	fsqrts	freg _{rs2} , freg _{rd}	Square root
FSQRTd	fsqrtd	freg _{rs2} , freg _{rd}	
FSQRTq	fsqrtq	freg _{rs2} , freg _{rd}	
FADDs FADDd FADDq	fadds faddd faddq	$\begin{array}{l} freg_{rs1}, \ freg_{rs2}, \ freg_{rd} \\ freg_{rs1}, \ freg_{rs2}, \ freg_{rd} \\ freg_{rs1}, \ freg_{rs2}, \ freg_{rd} \end{array}$	Add
FSUBs FSUBd FSUBq	fsubs fsubd fsubx	$\begin{array}{l} freg_{rs1}, \ freg_{rs2}, \ freg_{rd} \\ freg_{rs1}, \ freg_{rs2}, \ freg_{rd} \\ freg_{rs1}, \ freg_{rs2}, \ freg_{rd} \end{array}$	Subtract
FMULs	fmuls	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	Multiply
FMULd	fmuld	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	
FMULq	fmulq	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	
FdMULq	fmulq	$\begin{array}{c} freg_{rs1}, freg_{rs2}, freg_{rd} \\ freg_{rs1}, freg_{rs2}, freg_{rd} \end{array}$	Multiply double to quad.
FsMULd	fsmuld		Multiply single to double.
FDIVs FDIVd FDIVq	fdivs fdivd fdivq	$\begin{array}{l} freg_{rs1}, \ freg_{rs2}, freg_{rd} \\ freg_{rs1}, \ freg_{rs2}, freg_{rd} \\ freg_{rs1}, \ freg_{rs2}, freg_{rd} \end{array}$	Divide
FCMPs FCMPd FCMPq	fcmps fcmpd fcmpq	$ \begin{array}{l} freg_{rs1}, & freg_{rs2} \\ freg_{rs1}, & freg_{rs2} \\ freg_{rs1}, & freg_{rs2} \end{array} $	Compare



SPARC	Mnemonic	Argument List	Description
FCMPEs	fcmpes	freg, freg	Compare, Generate exception if unordered.
FCMPEd	fcmped	freg fri, freg fri	
FCMPEq	fcmpeq	$freg_{rs1}^{rs1}$, $freg_{rs2}^{rs2}$	

Table 2-3 Floating-point Instructions—Continued

2.4. Coprocessor
InstructionsAll cpopn instructions take all operands from and return all results to coprocessor
sor registers. The data types supported by the coprocessor are coprocessor-
dependent. Operand alignment is coprocessor-dependent.
If the EC field of the PSR is 0, or if no coprocessor is present, a cpopn instruc-
tion causes a cp_disabled trap.
The conditions causing a cp_exception trap are coprocessor-dependent.NOTEA non- cpopn (non-coprocessor-operate) instruction must be executed between
a cpop2 instruction and a subsequent cbccc instruction.Table 2-4Coprocessor Instructions

SPARC	Mnemonic	Argument List	Name	Comments
CPop1	cpop1	$opd, reg_{rs1}, reg_{rs2}, reg_{rd}$	Coprocessor operation	(may modify ccc's)
CPop2	cpop2	$opd, reg_{rs1}, reg_{rs2}, reg_{rd}$	Coprocessor operation	

2.5. Synthetic Instructions

This section describes the mapping of synthetic instructions to hardware instructions.

 Table 2-5
 Synthetic Instruction to Hardware Instruction Mapping

Syntl	Synthetic Instruction		dware Equivalent(s)	Comment
cmp	reg _{rs1} , reg_or_imm	subcc	.reg _{rs1} , reg_or_imm, %g0	(compare)
jmp	address	jmpl	address, %g0	
call	reg_or_imm	jmpl	reg_or_imm,%07	
tst	reg _{rs1}	orcc	<i>reg_{rs1}</i> ,%g0,%g0	(test)
ret retl		jmpl jmpl	%i7+8,%g0 %o7+8,%g0	(return from subroutine) (return from leaf subroutine)
restore save		restore save	%g0,%g0,%g0	(trivial restore) (trivial save) Warning: trivial save should only be used in kernel code!
set	value, reg _{rd}	or	%g0, value, reg _{rd}	(if -4096 ≤ value ≤ 4095)



Synt	Synthetic Instruction		rdware Equivalent(s)	Comment
set	value, reg _{rd}	sethi	%hi(value),reg _{rd}	(if((value & 0xlff) == 0))
set	value, reg _{rd}	sethi or	%hi(value), reg _{rd} ; reg _{rd} ,%lo(value), reg _{rd}	(otherwise)
				Warning: do not use set in an instruction's delay slot.
not	reg _{rsl} , reg _{rd}	xnor	reg _{rs1} ,%g0,reg _{rd}	(one's complement)
not	reg _{rd}	xnor	reg _{rd} , %g0, reg _{rd}	(one's complement)
neg	reg _{rs2} , reg _{rd}	sub	%g0, reg _{rs2} , reg _{rd}	(two's complement)
neg	reg _{rd}	sub	%g0, reg _{rd} , reg _{rd}	(two's complement)
inc inc inccc	reg _{rd} const13 , reg _{rd} reg _{rd}	add add addcc	reg _{rd} , 1, reg _{rd} reg _{rd} , constl3,reg _{rd} reg _{rd} , 1, reg _{rd}	(increment by 1) (increment by const13) (increment by 1 and set icc)
inccc	const13,reg _{rd}	addcc	reg _{rd} , const13, reg _{rd}	(increment by const13 and set icc)
dec	reg _{rd}	sub	reg _{rd} , 1, reg _{rd}	(decrement by 1)
dec	const13, reg _{rd}	sub	reg _{rd} , const13, reg _{rd}	(decrement by const13)
deccc	reg _{rd}	subcc	reg_{rd} , 1, reg_{rd}	(decrement by I and set icc)
deccc	const15, reg _{rd}	subcc	reg _{rd} , const13,reg _{rd}	(aecrement by const15 and set icc)
btst	reg_or_imm, reg _{rs1}	andcc	reg _{rs1} , reg_or_imm, %g0	(bit test)
bset	reg_or_imm, reg	or	reg _{rd} , reg_or_imm, reg _{rd}	(bit set)
btog	reg_or_imm, reg_rd reg_or_imm, reg_,	xor	reg_, reg_or_imm, reg_rd reg_, reg_or_imm, reg_,	(bit toggle)
clr	reg_,	or	%g0,%g0,reg	(clear(zero) register)
clrb	[address]	stb	%g0, [address]	(clear byte)
clrh	[address]	sth	%g0, [<i>address</i>]	(clear halfword)
clr	[address]	st	%g0, [<i>address</i>]	(clear word)
mov	reg_or_imm, reg _{rd}	or	%g0,reg_or_imm,reg _{rd}	
mov	^e y, reg _{rs1}	rd	^e y, reg _{rsl}	
mov	spsr, reg _{rs1}	rd	<pre>%psr, reg</pre>	
mov	Swim, reg	ra	swim, reg	
mov	reg or imm &	wr	Sal reg or imm Sy	
mov	reg or imm. Spar	wr	go, reg or imm. spar	
mov	reg or imm, Swim	wr	%q0, reg or imm, %wim	
mov	reg_or_imm, %tbr	wr	%g0, reg_or_imm, %tbr	

 Table 2-5
 Synthetic Instruction to Hardware Instruction Mapping—Continued



2.6. Leaf Procedures Leaf procedures are the outermost routines on the tree of a program, as a tree's leaf is at the end of a stem on the branch of a tree.

Some leaf procedures can be made to operate *without* their own register window or stack frame, using their caller's instead. Such a leaf procedure is called an **optimized leaf procedure**. This can be done when the candidate procedure meets all of the following conditions:

- □ it contains no CALLs or JMPLs to other procedures
- it contains no references to % sp, except in its SAVE instruction
- it contains no references to %fp
- □ it refers to, or can be made to refer to, no more than 8 of the 32 integer registers, inclusive of %07, the "return address".

If a procedure conforms to all of the above conditions, it can be made to operate using its caller's stack frame and registers an optimization that saves both time and space. When optimized, the procedure may only safely use registers which its caller already assumes to be volatile across a procedure call: $\$00 \dots \05 , \$07, and \$g1. This may be expanded to registers $\$g1 \dots \$g7$ if SPARC ABI compliance isn't required.

Leaf routines are most useful when they prevent expensive window overflow/underflow situations, saving many tens of cycles each.





A

Pseudo-Operations

The following pseudo-operations are supported by the Sun-4 assembler:

Mnemonic	Argument(s)	Description
.alias		Turns off preceding .noalias. (Compiler-generated only.)
.noalias	%reg1, %reg2	%reg1 and %reg2 will not alias each other (point to the same destination) until a .alias is issued. (Compiler- generated only.)
.ascii	"string" [, "string"] *	Generates the given sequence(s) of ASCII characters.
.asciz	"string" [, "string"]*	Generates the given sequence(s) of ASCII characters, with each string followed by a null byte.
.optim	"string"	Any optimization that can also be given as a flag in the command line, such as $-O[n]$ with $n = \{0,1,2,3\}$. (Compiler-generated only.)
.seg	"string"	Changes the current segment to the one named, and sets the location counter to the location of the next available byte in that segment. The default segment at the beginning of assembly is text. Currently, only segments text, data, data1, and bss are supported.
.skip	n	Increments the location counter by n , which allocates n bytes of empty space in the current segment.
.align	boundary	Aligns the location counter on a 0-mod- <i>boundary</i> boundary; <i>boundary</i> may be 1 (which has no effect), 2, 4, or 8.
.byte	8bitval [,8bitval]*	Generates (a sequence of) initialized bytes in the current seg- ment.
.half	16bitval [,16bitval]*	Generates (a sequence of) initialized halfwords in the current segment. The location counter must already be aligned on a halfword boundary (use .align 2).

Table A-1List of Pseudo-Operations



Mnemonic	Argument(s)	Description
.word	32bitval [,32bitval]*	Generates (a sequence of) initialized words in the current segment. The location counter must already be aligned on a word boundary (use .align 4).
.single	Orfloatval [, Orfloatval]*	Generates (a sequence of) initialized single-precision floating-point values in the current segment. The location counter must already be aligned on a word boundary (use .align 4).
.double	Orfloatval [,Orfloatval]*	Generates (a sequence of) initialized double-precision floating-point values in the current segment. The location counter must already be aligned on a doubleword boundary (use .align 8).
.quad	Orfloatval [,Orfloatval]*	Generates (a sequence of) initialized quad-precision floating-point values in the current segment (.quad currently generates quad-precision values with only <i>double-</i> <i>precision</i> significance). The location counter must already be aligned on a doubleword boundary (use .align 8).
.global	symbol_name [,symbol_name]*	Marks the (list of) user symbols as "global". Note that when a symbol is both declared to be global and defined (that is, used as a label, used as the left operand of an = pseudo-op, or used as the first operand of a .reserve pseudo-op) in the same module, the .global must appear <i>before</i> the definition.
.common	<pre>symbol_name, size [, "segment"]</pre>	Declares the name and size (in bytes) of a FORTRAN-style COMMON area. If "segment" is "bss" or not specified, then the common area will appear in either the bss or the data segment, depending on how symbol_name is defined else- where. These are the only choices currently supported.
.reserve	symbol_name, size [, "segment" [, boundary]]	Defines symbol symbol_name, and reserves size bytes of space for it in segment segment (optionally aligned on a boundary-byte address boundary). This is equivalent to: .seg "segment" [.align boundary] symbol_name: .skip size .seg "< previous segment>" If "segment" is not specified, space is reserved in the current segment.
.empty		Used in the delay slot of a Control Transfer Instruction (CTI), this suppresses assembler complaints about the next instruction's presence in a delay slot. Some instructions should not be in the delay slot of a CTI. See the SPARC Architecture Manual for details.

 Table A-1
 List of Pseudo-Operations—Continued



Mnemonic	Argument(s)	Description
.proc	n	Signals the beginning of a "procedure" (unit of optimization) to the peephole optimizer in the Sun-4 assembler; <i>n</i> specifies which registers will contain useful information upon return from the procedure, as follows: 0 no return value 6 return value in %f0 7 return value in %f0 and %f1 (other) return value in %f0 and %f1 (other) return value in %i0 (caller's %00) The pseudo-operation .proc may be produced by code generators for higher-level languages. See note below.
.stabs	"string", const4, 0, const16, const32	Inserts a symbol table entry consisting of " <i>string</i> ", followed by a 4-bit constant <i>const4</i> , a literal zero, a 16-bit constant <i>const16</i> , and a 32-bit constant <i>const32</i> . Used by Sun com- pilers only to pass information through the object file to symbolic debuggers.
.stabn	const4, 0, const16, const32	Inserts a symbol table entry consisting of a 4-bit numeric entry <i>const4</i> , followed by a literal zero, a 16-bit constant <i>const16</i> , and a 32-bit constant <i>const32</i> . Used by Sun com- pilers only to pass line-number information through the object file to symbolic debuggers.
.stabd	const4, 0, const16	Inserts a symbol-table entry consisting of a 4-bit numeric entry <i>const4</i> , followed by a literal zero and a 16-bit constant <i>const16</i> . Used by Sun compilers only to pass location- counter information through the object file to symbolic debuggers.
=	symbol_name = constant_expression	Assigns the value of constant_expression to symbol_name.

NOTE Since peephole optimization is not performed on hand-written assemblylanguage code, there is no need for .proc statements in such code.





B

The Sun-4 Assembler

You invoke as as follows:

as [options] [inputfile] ...

as translates the assembly language source files, *inputfile* into an executable object file, *objfile*. The Sun-4 assembler recognizes the filename argument '-' as the standard input.

All undefined symbols in the assembly are treated as global.

The Sun-4 assembler supports macros, #include files, and symbolic substitution through use of the C preprocessor cpp. The assembler invokes the preprocessor before assembly begins if it has been specified from the command line as an option (see -P below).

B.1. as **Options**

- -L Save defined labels beginning with an L, which are normally discarded to save space in the resultant symbol table. The compilers generate many such temporary labels.
- -R Make the initialized data segment read-only by concatenating it to the text segment.
- -0 objfile

The next argument is taken as the name of the object file to be produced. If the -o flag isn't used, the object file is named a.out.

- -P Run cpp, the C preprocessor, on the files being assembled. The preprocessor is run separately on each input file, not on their concatenation. The preprocessor output is passed to the assembler.
- -k Generate position-independent code as required by

cc -pic/-PIC

WARNING Don't apply the -k flag to hand-coded assembler programs unless they are written to be position-independent.



-Ipath

-D*name*

-Dname=def

```
–Uname
```

When -P is in effect, these options are passed to the cpp preprocessor, without interpretation by as. Otherwise, they are ignored.

-0[n]

Enable peephole optimization corresponding to optimization level n (1 if n is not specified) of the Sun high-level language compilers. This option can be used safely only when assembling code produced by a Sun compiler.

-S[C]

Produce a disassembly of the emitted code to the standard output. This is most useful in combination with the -0 option, to review optimized code. Adding the character C to the option prevents comment lines from appearing in the output.



Index

Special Characters atof(3), 3

A

as,23 assembler and cpp, 23 case distinction, 3 comments, 3 coprocessor instructions, 15 delay slots, 5 error messages, 5 expressions, 5 hardware instructions, 8 #include files, 23 instruction-set, 7 invoking, 23 labels, 4 leaf procedure, 17 lexical features, 2 numbers, 3 operators, 5 optimization, 21 options, 23 pseudo-operations, 19 register routines, 17 special symbols, 4 strings, 3 symbol names, 3 syntax, 1 synthetic instructions, 15

B

С

bss, 19

COMMON, 19 coprocessor instructions, 15 cp_disabled trap, 15 cp_exception trap, 15

D

data, 19 data1, 19 delay slots, 5

E

error messages, 5 expressions, 5

F

f 77, 4 floating-point constant Or-inf, 3 Or-nan, 3 Orinf, 3 Ornan, 3 floating-point instructions, 13 thru 15

Η

hardware instructions floating-point, 13 integer, 8

Ι

instruction-set mapping, 7 instructions coprocessor operate (CPop), 15 integer instructions, 8 *thru* 13

L

leaf procedure, 17

0

operators, 5 optimization, 17, 21 options assembler, 23 *thru* 24

Ρ

pseudo-operations, 19
 =, 21
 .alias, 19
 .align, 19
 .ascii, 19
 .asciz, 19
 .byte, 19
 .common, 20
 .double, 20
 .empty, 6, 20
 .global, 20
 .half, 19
 .noalias, 19



pseudo-operations, continued .optim, 19 .proc, 20 .quad, 20 .reserve,20 .seg,19 .single,20 .skip,19 .stabd,21 .stabn,21 .stabs,21 .word, 19 R register routines RESTORE, 17 **SAVE**, 17 registers GLOBAL, 17 OUT, 17 **RESTORE**, 17 S **SAVE**, 17 segments bss, 19 data,19 data1,19 text, 19 special symbols %cq, 4 %csr, 4 %fp, 4 %fq, 4 %fsr, 4 %hi, 4 %lo, 4 %psr, 4 %sp, 4 %tbr, 4 %wim, 4 %y,4 ST BREAKPOINT, 13 ST_CLEAN_WINDOWS, 13 ST_DIV0,13 ST_FIX_ALIGN, 13 ST_FLUSH_WINDOWS, 13 ST_INT_OVERFLOW, 13 ST RANGE CHECK, 13 statement syntax, 2 syntax, 1 assembler, 1 notation, 2 statement, 2 synthetic instructions, 15 thru 16 hardware equivalents, 15

Т

text, 19 traps ST_BREAKPOINT, 13 ST_CLEAN_WINDOWS, 13 traps, continued ST_DIVO, 13 ST_RANGE_CHECK, 13 ST_SYSCALL, 13 ST_WINDOWS, 13