

# Sun-3 Assembly Language Reference Manual

2	

Part Number: 800-3807-10 Revision A of 27 March, 1990 Trademarks

Sun Workstation® is a trademark of Sun Microsystems, Incorporated.

Copyright © 1989 Sun Microsystems, Inc. - Printed in U.S.A.

All rights reserved. No part of this work covered by copyright hereon may be reproduced in any form or by any means – graphic, electronic, or mechanical – including photocopying, recording, taping, or storage in an information retrieval system, without the prior written permission of the copyright owner.

Restricted rights legend: use, duplication, or disclosure by the U.S. government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 52.227-7013 and in similar clauses in the FAR and NASA FAR Supplement.

The Sun Graphical User Interface was developed by Sun Microsystems, Inc. for its users and licensees. Sun acknowledges the pioneering efforts of Xerox in researching and developing the concept of visual or graphical user interfaces for the computer industry. Sun holds a non-exclusive license from Xerox to the Xerox Graphical User Interface, which license also covers Sun's licensees.

This product is protected by one or more of the following U.S. patents: 4,777,485 4,688,190 4,527,232 4,745,407 4,679,014 4,435,792 4,719,569 4,550,368 in addition to foreign patents and applications pending.

## Contents

Chapter 1 Introduction	1
1.1. Using the Assembler	1
1.2. Notation	2
Chapter 2 Elements of Assembly Language	5
2.1. Character Set	5
2.2. Identifiers	5
2.3. Numeric Labels	6
2.4. Local Labels	6
2.5. Scope of Labels	6
2.6. Constants	7
2.7. Numeric Constants	7
2.8. String Constants	8
2.9. Assembly Location Counter	8
Chapter 3 Expressions	11
3.1. Operators	11
3.2. Terms	12
3.3. Expressions	12
3.4. Absolute, Relocatable, and External Expressions	12
Chapter 4 Assembly Language Program Layout	15
4.1. Label Field	15
4.2. Operation Code Field	16

4.3. Operand Field	17
4.4. Comment Field	18
4.5. Direct Assignment Statements	18
4.6. Self-Modifying Code	19
Chapter 5 Assembler Directives	21
5.1ascii — Generate Character Data	22
5.2asciz — Generate Zero-Terminated Sequence of Character Data	23
5.3. Directives to Generate Data	23
5.4. Directives to Switch Location Counter	24
5.5skip — Advance the Location Counter	25
5.6lcomm — Reserve Space in bss Area	25
5.7globl — Designate an External Identifier	26
5.8 comm — Define Name and Size of a Common Area	26
5.9align — Force Location Counter to Particular Byte Boundary	27
5.10even — Force Location Counter to Even Byte Boundary	27
5.11stabx — Build Special Symbol Table Entry	27
5.12proc — Separate Procedures for Span-Dependent Instruction Resolution	28
5.13cpid — Name Default Coprocessor ID	28
Chapter 6 Instructions and Addressing Modes	29
6.1. Instruction Mnemonics	29
6.2. Extended Branch Instruction Mnemonics	29
6.3. Addressing Modes	30
6.4. Addressing Categories	33
Appendix A as Error Codes	37
A.1. Usage Errors	37
A.2. Assembler Error Messages	37
Appendix B List of as Opcodes	43

Appendix C FPA Assembler Syntax	65
C.1. Instruction Syntax	65
C.2. Register Syntax	66
C.3. Operand Types	66
C.4. Two-Operand Instructions	66
C.5. Three-Operand Instructions	67
C.6. Four-Operand Instructions	68
C.7. Other Instructions	72
C.8. Restrictions and Errors	72
C.9. Instruction Set Summary	73
Index	77

## Tables

Table 3-1	Unary Operators in Expressions	11
Table 3-2	Binary Operators in Expressions	11
Table 5-1	Assembler Directives	21
Table 6-1	Addressing Modes	32
Table 6-2	Addressing Categories	34
Table B-1	List of MC680x0 Instruction Codes	44
Table B-2	MC68881 Instructions supported by as	52
Table C-1	Other Instructions	72
Table C-2	Floating-Point Instructions	73
Table C-3	FPA+ Instructions	76



### Preface

This manual is the Programmer's Reference Manual for as --- the assembler for Sun-3 workstation running the SunOS operating system. as converts source programs written in assembly language into a form that the linker utility, ld(1) will turn into a runnable program. What as Provides as provides assembly language programmers with a minimal set of facilities to write programs in assembly language. Since most programming is done in highlevel languages, as doesn't provide any elaborate macro facilities or conditional assembly features. It is assumed that the volume of assembly code produced is so small that these facilities aren't required. If they are needed, you can use the C preprocessor (see cpp(1)) to provide them. Scope of This Manual This manual describes the syntax and usage of the as assembler for the MC68020 and MC68030 microprocessors, the MC68881 floating-point coprocessor, and Sun's Floating-Point Accelerators (FPA and FPA+). The basic format of as is loosely based on the Digital Equipment Corporation's Macro-11 assembler described in DEC's publication DEC-11-0MACA-A-D. It also contains elements of the UNIX<sup>†</sup> PDP-11 as assembler. The instruction mnemonics and effective address format are based on a Motorola publication on the MC68000: the MACSS MC68000 Design Specification Instruction Set Processor dated June 30, 1979. Audience This is a *reference manual* as opposed to a treatise on writing in assembly

Insuing a *reference manual* as opposed to a treatise on writing in assembly language. It assumes that you are familiar with the concepts of machine

† UNIX is a registered trademark of AT&T.

— ix —

architecture, the reasons for an assembler, the ideas of instruction mnemonics, operands, and effective address modes, and assembler directives. It also assumes that you are familiar with the relevant processors, their instruction sets and addressing modes, and especially their irregularities.

**Further Reading** 

Motorola MC68020 32-bit Microprocessor User's Manual. Motorola MC68030 32-bit Microprocessor User's Manual. Motorola MC68881 Floating-Point Coprocessor User's Manual.

### Introduction

#### 1.1. Using the Assembler

By convention, the assembly language source code of the program should be in one or more files with a .s suffix. Suppose that your program is in two files called parts.s and rest.s. To run the assembler, type the command:

tutorial% as parts.s rest.s

as runs silently (if there are no errors), and generates a file called a . out, unless the -o option is used.

as also accepts several command-line options. These are:

- -o file Place the output of the assembler in file instead of a.out.
- -m68010 This is the default on Sun-2 systems. Accept only the MC68010 instruction set and addressing modes. This also puts the MC68010 machine type tag into the output file.
- -m68020 This is the default on Sun-3 systems. Accept the full MC68020, MC68030, MC68881, and Sun FPA and FPA+ instruction sets and addressing modes. Includes the MC68010 instruction set and addressing modes as a subset, and also puts the MC68020 machine type tag into the output file.
- -k Generate position-independent code as required by

cc -pic/-PIC

- Warning Don't apply the -k flag to hand-coded assembler programs unless they are written to be position-independent.
  - -•• Perform span-dependent instruction resolution over each entire file, rather than just over each procedure (see the description of the .proc pseudo-operation in Chapter 5).
  - -R Make initialized data segments read-only (actually the assembler places them at the end of the .text area).
- Warning The -R flag should not be used in any program that uses the .stabx directive.



- -L Keep local (compiler-generated) symbols that start with the letter L. This is a debugging feature. If the -L option is omitted, the assembler discards those symbols and does not include them in the symbol table.
- -j Make all jumps to external symbols (jsr and jmp) PC-relative rather than long-absolute. This is intended for use when the programmer knows that the program is short, since it only permits jumps (forward or back) up to 32K bytes long. If there are any externals which are too far away, the loader will complain when the program is linked.
- -J Suppress span-dependent instruction calculations and force all branches and calls to take the most general form. This is used when assembly time must be minimized, but program size and running time are not important. It must be used by any program that uses the .align 4 or .align 8 directives.
- -h Suppress span-dependent instruction calculations and force all branches to be of medium length, but all calls to take the most general form. This is used when assembly time must be minimized, but program size and running time are not important. This option results in a smaller and faster program than that produced by the -J option, but some very large programs may not be able to use it because of the limits of the medium-length branches.
- -d2 This is intended for small stand-alone programs. The assembler makes all program references PC-relative and all data references short-absolute. Note that the -j option does half this job.

You should also consult the SunOS Reference Manual entry on as.

### **1.2.** Notation

The notation used in this manual is a somewhat modified Backus-Naur Form (BNF). A string of characters on its own stands for itself, for example:

WIDGET

is an occurrence of the literal string 'WIDGET', and:

1983

is an occurrence of the literal constant 1983. An element enclosed in < and > signs is a nonterminal symbol, and must eventually be defined in terms of some other entities. For example,

<identifier>

stands for the syntactic construct called 'identifier', which is eventually defined in terms of basic objects. A syntactic object followed by an ellipsis:



<thing> . . .

denotes one or more occurrences of *<thing>*. Syntactic objects occurring one after the other, as in:

<first thing> <second thing>

simply means an occurrence of *first thing* followed by *second thing*. Syntactic elements separated by a vertical bar sign (|), as in:

<letter> | <digit>

mean an occurrence of  $\langle letter \rangle$  or  $\langle digit \rangle$  but not both. Brackets and braces define the order of interpretation. Brackets also indicate that the syntax described by the subexpression they enclose is optional. That is:

[ <*thing*> ]

denotes zero or one occurrences of  $\langle thing \rangle$ , while { and } are used for grouping so that

{ <thing one> | <thing two> } <thing three>

denotes a <thing one> or a <thing two>, followed by a <thing three>.





2

### Elements of Assembly Language

This chapter covers the lexical elements which comprise an assembly language program. (Chapter 3 discusses the rules for expression and operand formation.) Topics covered in this chapter are:

- □ The *character set* that the assembler recognizes,
- □ Rules for *identifiers* and *labels*,
- □ Syntax for numeric constants,
- □ Syntax for string constants,
- □ The assembly location counter.

An assembly language program is ultimately constructed from characters. Characters are combined to make up *lexical elements* or *tokens* of the language. Combinations of tokens form assembly language *statements*, and sequences of statements form an assembly language program. This section describes the basic lexical elements of as.

#### 2.1. Character Set

- as recognizes the following character set:
  - The letters A through Z and a through z.
  - $\Box$  The *digits* 0 through 9.
  - □ The ASCII graphic characters the printing characters other than letters and digits.
  - The ASCII non-graphics: space, tab, carriage return, and newline (also known as linefeed).

#### 2.2. Identifiers

*Identifiers* are used to tag assembler statements (where they are called *labels*), as location tags for data, and as the symbolic names of constants.

An identifier in an as program is a sequence of from 1 to 255 characters from the set:

- □ Upper case letters A through Z.
- Lower case letters a through z.
- Digits 0 through 9.



 $\square$  The characters underline (\_), period (.), and dollar sign (\$).

The first character of an identifier must not be numeric. Other than that restriction, there are a few other points to note:

- □ All characters of an identifier are significant and are checked in comparisons with other identifiers.
- Upper case letters and lower case letters are distinct, so that kit\_of\_parts and KIT\_OF\_PARTS are two different identifiers.
- □ The period (.) and dollar sign (\$) characters are reserved for special purposes (pseudo-ops, for instance) and should not appear in user-defined identifiers.

Here are some examples of legal identifiers:

Grab\_Hold Widget Pot\_of\_Message MAXNAME

2.3. Numeric Labels A numeric label is a digit (0 trough 9). As in the case of alphanumeric labels, a numeric label assigns the current value of the location counter to the symbol. However, several numeric labels with the same digit may be used within the same assembly. References of the form nb refer to the first numeric label named n backwards from the reference; nf refers to the first numeric label named n forwards from the reference.

2.4. Local Labels Local labels are a special form of identifier which are strictly local to a control section (see Section 5.4). Local labels provide a convenient means of generating labels for branch instructions and such. Use of local labels reduces the possibility of multiply defined labels in a program, and separates entry point labels from local references, such as the top of a loop. Local labels cannot be referenced from outside the current assembly unit. Local labels are of the form n\$ where n is any integer. Valid local labels include:

1\$ 27\$ 394\$

**2.5.** Scope of Labels The *scope* of a label is the 'distance' over which it is visible to other parts of the program which may reference it. An ordinary label which tags a location in the program or data is visible only within the current assembly. An identifier which is designated as an external identifier via a .globl directive is visible to other

assembly units at link time.

Local labels have a scope, or span of reference, which extends between one ordinary label and the next. Every time an ordinary label is encountered, all previous



local labels associated with the current location counter are discarded, and a new local label scope is created. The following example illustrates the scopes of the different kinds of labels:

first:	addl	d0,d1	I	creates a new local label scope
100\$:	addqw bccs	#7,d3 100\$		first appearance of 100\$ branches to the label above
second:	andl	#0x7ff,d4	I	above 100\$ has gone away
100\$:	cmpw beqs	d1,d3 100\$		this is a different 100\$ branches to the previous instruction
third:	movw beqs	d0,d7 100\$		now 100\$ has gone away again generates an error message if no 100\$ below

The labels first, second, and third all have a scope which is the entire source file containing them. The first appearance of the local label 100\$ has a scope which extends between first and second.

The second appearance of the local label 100\$ has a scope which extends between second and third. After the appearance of the label third, the branch to 100\$ will generate an error message because that label is no longer defined in this scope.

2.6. Constants There are two forms of constants available to as users, namely *numeric* constants and *string* constants. All constants are considered absolute quantities when they appear in an expression (see Section 3.4 for a discussion on absolute and relocatable expressions).

2.7. Numeric Constants as assumes that any token which starts with a digit is a numeric constant. as accepts numeric quantities in decimal (base 10), hexadecimal (base 16), and octal (base 8) radices, and floating-point quantities. Numeric constants can represent quantities up to 32 bits in length.

*Decimal* numbers consist of between one and ten decimal digits (in the range 0 through 9). The range of decimal numbers is between -2,147,483,648 and 2,147,483,647. Note that you can't have commas in decimal numbers even though they are shown here for readability. Note also that decimal numbers can't be written with leading zeros, because a numeric constant starting with a zero is taken as either an octal constant or a hexadecimal constant, as described below.

*Hexadecimal* constants start with the notation  $0 \times \text{ or } 0 \times (\text{zero-ex})$  and can then have between one and eight hexadecimal digits. The hexadecimal digits consist of the decimal digits 0 through 9 and the letters a through f or A through F.

*Octal* constants start with the digit 0. There can then be from one to 11 octal digits (0 through 7) in the number. But note that 11 octal digits is 33 bits, so the largest octal number is 037777777777.



Floating-point constants must start with #Or or #OR, which may be followed by an optional sign and either a number, an infinity or a nan ("not a number"). The syntax is

 $\{\# \text{Or} \mid \# \text{OR}\} \mid + \mid -\} \{< number > \mid inf \mid nan\}$ 

where the syntax of a *<number>* is

```
{digits> [. [digits]] | . digits} [E [+ | -] digits]
```

```
and <digits> is a sequence of decimal digits.
```

**2.8.** String Constants A string is a sequence of ASCII characters, enclosed in quote signs ' '.

Within string constants, the quote sign is represented by a backslash character followed by a quote sign. The backslash character itself is represented by two backslash characters. Any other character can be represented by a backslash character followed by one, two, or three octal digits, or by a backslash followed by  $0 \times$  or  $0 \times$  and a one-, two-, or three-digit hexadecimal constant. The table below shows the octal representation of some of the more common non-printing characters.

Character	Octal	Hex	
Backspace	\010	\0x8	
Horizontal Tab	\011	\0x9	
Newline (Linefeed)	\012	\0xA	
Formfeed	\014	\0xC	
Carriage Return	\015	\0xD	

#### 2.9. Assembly Location Counter

The assembly location counter is the period character (.). It is colloquially known as dot. When used in the operand field of any statement, dot represents the address of the first byte of the statement. Even in assembler directives, dot represents the address of the start of that assembler directive. For example, if dot appears as the third argument in a .long directive, the value placed at that location is the address of the first location of the directive — dot is not updated until the next machine instruction or assembler directive. For example:

Ralph: movl ., a0 | load value of Ralph into a0

You can reserve storage by advancing dot. For example, the statement



Table: .=.+0x100

reserves 256 bytes (100 hexadecimal) of storage, with the address of the first byte as the value of Table. This is exactly equivalent to using .skip ( **the preferred syntax**) as follows:

Table: .skip 0x100

The value of **dot** is always relative to the start of the current control section. For example,

 $= 0 \times 1000$ 

doesn't set dot to absolute location 0x1000, but to location 0x1000 relative to the start of the current control section. This practice is not recommended.





### Expressions

Expressions are combinations of operands (numeric constants and identifiers) and operators, forming new values. The sections below define the operators which as provides, then gives the rules for combining terms into expressions.

**3.1. Operators** Identifiers and numeric constants can be combined, via arithmetic operators, to form *expressions*. as provides *unary* operators and *binary* operators, as described below.

#### Table 3-1Unary Operators in Expressions

Operator	Function Description		
	unary minus	Two's complement of its argument.	
~	logical negation	One's complement of its argument.	

### Table 3-2 Binary Operators in Expressions

Operator	Function	Description
+	addition	Arithmetic addition of its arguments.
	subtraction	Arithmetic subtraction of its arguments.
*	multiplication	Arithmetic multiplication of its arguments.
1	division	Arithmetic division of its arguments. Note that division in as is <i>integer</i> division, which truncates towards zero.

Each operator works on 32-bit numbers. If the value of a particular term occupies only 8 bits or 16 bits, it is sign extended to a full 32-bit value.



3.2. Terms	A term is a component of an expression. A term may be any of the following:				
	A numeric constant, whose 32-bit value is used. The assembly location counter, known as dot, is considered a number in this context.				
	□ An identifier.				
	<ul> <li>An expression or term enclosed in parentheses ().</li> <li>Any quantity enclosed in parentheses is evaluated before the rest of the expression. This can be used to alter the normal left-to-right evaluation of expressions — for example, differentiating between a*b+c and a*(b+c) or to apply a unary operator to an entire expression — for example, -(a*b+c).</li> </ul>				
	<ul> <li>A term preceded by a unary operator. For example, both</li> <li>double_plus_ungood and ~double_plus_ungood are terms.</li> </ul>				
	Multiple unary operators can be used in a term. For example,positive has the same value as positive.				
3.3. Expressions	Expressions are combinations of terms joined together by binary operators. An expression is always evaluated to a 32-bit value.				
	If the operand requires only a single-byte value (a .byte directive or an addq instruction, for example) the low-order eight bits of the expression's value are used.				
	If the operand requires only a 16-bit value (a .word directive or a movem instruction, for example) the low-order 16 bits of the expression's value are used.				
	Expressions are evaluated left to right with no operator precedence. Thus				
	1 + 2 * 3				
	evaluates to 9, not 7. Unary operators have precedence over binary operators since they are considered part of a term, and both terms of a binary operator must be evaluated before the binary operator can be applied.				
	A missing expression or term is interpreted as having a value of zero. In this case, an <i>Invalid expression</i> error is generated.				
	An <i>Invalid Operator</i> error means that a valid end-of-line character or binary operator was not detected after the assembler processed an expression. In particular, this error is generated if an expression contains an identifier with an illegal character, or if an incorrect comment character was used.				
3.4. Absolute, Relocatable, and External	When an expression is evaluated, its value is either absolute, relocatable, or external:				
Expressions	An expression is absolute if its value is fixed.				
	□ An expression whose terms are constants is absolute.				
	<ul> <li>An identifier whose value is a constant via a direct assignment statement is absolute.</li> </ul>				



□ A relocatable expression minus a relocatable term is absolute, if both items belong to the same program section.

An expression is relocatable if its value is fixed relative to a base address, but will be adjusted by an offset value when it is linked or loaded into memory. All labels of a program defined in relocatable sections are relocatable terms.

Expressions containing relocatable terms must only have constants *added or subtracted to their values*. For example, assuming the identifiers widget and blivet were defined in a relocatable section of the program, then the following demonstrates the use of relocatable expressions:

Expression	Description
widget	is a simple relocatable term. Its value is an offset from the base address of the current control section.
widget+5	is a simple relocatable expression. Since the value of widget is an offset from the base address of the current control section, adding a constant to it does not change its relocatable status.
widget*2	Not relocatable. Multiplying a relocatable term by a constant invalidates the relocatable status.
2-widget	Not relocatable, since the expression cannot be linked by adding widget's offset to it.
widget-blivet	Absolute, since the offsets added to widget and blivet cancel each other out.

An expression is external (or global) if it contains an external identifier not defined in the current program. With one exception, the same restrictions on expressions containing relocatable identifiers apply to expressions containing external identifiers. The exception is that the expression

widget-blivet

is incorrect when both widget and blivet are external identifiers — you cannot subtract two external relocatable expressions. In addition, you cannot multiply or divide *any* relocatable expression.





4

### Assembly Language Program Layout

An as program consists of a series of statements. Several statements can be written on one line, but statements cannot cross line boundaries. The format of a statement is:

[< label field >] [ < opcode > [< operand field >] ]

It is possible to have a statement which consists of only a label field.

The fields of a statement can be separated by spaces or tabs. There must be at least one space or tab separating the opcode field from the operand field, but spaces are unnecessary elsewhere. Spaces may appear in the operand field. Spaces and tabs are significant when they appear in a character string (for instance, as the operand of an .ascii pseudo-op) or in a character constant. In these cases, a space or tab stands for itself.

A line is a sequence of zero or more statements, optionally followed by a comment, ending with a < newline> character. A line can be up to 4096 characters long. Multiple statements on a line are separated by semicolons. Blank lines are allowed. The form of a line is:

```
[< statement > [; < statement > ...]][| < comment > ]
```

### 4.1. Label Field

*Labels* are identifiers which the programmer may use to tag the locations of program and data objects. The format of a < label field > is:

<identifier>: [<identifier>:]...

If present, a label *always* occurs first in a statement and *must* be followed by a colon:

sticky:

label defined here.



1

More than one label may appear in the same source statement, each one being terminated by a colon:

presson: grab: hold: | multiple labels defined here.

The collection of label definitions in a statement is called the label field.

When a label is encountered in the program, the assembler assigns that label the value of the current location counter. The value of a label is relocatable. The symbol's absolute value is assigned when the program is linked with the system linker ld(1).

**4.2. Operation Code Field** The operation code (opcode) field of an assembly language statement identifies the statement as either a machine instruction or an assembler directive.

One or more spaces (or tabs) must separate the operation code field from the following operand field in a statement. Spaces or tabs are unnecessary between the label and operation code fields, but they are recommended to improve readability of the program.

A machine instruction is indicated by an instruction mnemonic. The assembly language statement is intended to produce a single executable machine instruction. The operation of each instruction is described in the Motorola user manuals for either the MC68020 or MC68030. Conventions used in as for instruction mnemonics are described in Chapter 6 and a complete list of the instructions is presented in Appendix B.

An assembler directive, or pseudo-op, performs some function during the assembly process. It does not produce any executable code, but it may assign space for data in a program.

Note that as expects that all instruction mnemonics in the op-code field are in *lower case only*. Using upper case letters in instruction mnemonics gives rise to an error message.

The names of register operands must also be in lower case only. This behavior differs from the case for identifiers, where both upper and lower case letters may be used and are considered distinct.

Many MC68010, MC68020 and MC68030 machine instructions can operate upon byte (8-bit), word (16-bit), or long word (32-bit) data. The size that the programmer requires is indicated as part of the instruction mnemonic. For instance, a movb instruction moves a byte of data, a movw instruction moves a 16-bit word of data, and a movl instruction moves a 32-bit long word of data. In general, the default size for data manipulation instructions is word.

Many MC68881 or MC68882 machine instructions can operate on byte, word or long word integer data, on single-precision (32-bit), double-precision (64-bit) or extended-precision (96-bit) floating-point data or on packed-decimal (96-bit) data. The size required is specified as part of the instruction mnemonic by a trailing "b", "w", "l", "s", "d", "x" or "p", respectively.



An alternate coprocessor id can be specified for MC68881 instructions by appending @id to the opcode, such as fadd@2. If you don't do this, the coprocessor id specified by the most recent .cpid pseudo-operation is used. (See Chapter 5.)

Similarly, branch instructions can use a long or short offset specifier to indicate the destination. So the beq instruction uses a 16-bit offset, whereas the beqs uses a short (8-bit) offset.

Note that this implementation of as provides an extended set of branch instructions which start with the letter j instead of b. If the programmer uses the j forms, the assembler computes the offset size for the instruction. See Section 1.1 for the assembler options which control this.

### **4.3. Operand Field** The *operand field* of an assembly language statement supplies the arguments to the machine instruction or assembler directive.

as makes a distinction between the *<operand field>* and individual *<operands>* in a machine instruction or assembler directive. Some machine instructions and assembler directives require two or more arguments, and each of these is referred to as an "operand".

In general, an operand field consists of zero or more operands, and in all cases, operands are separated by commas. In other words, the format of an *<operand field>* is:

[< operand > [, < operand > ]...]

The general format of the operand field for machine instructions is the same for all instructions, and is described in Chapter 6. The format of the operand field for assembler directives depends on the directive itself, and is included in the directive's description in Chapter 5 of this manual.

Depending upon the machine instruction or assembler directive, the *operand field* consists of one or more *operands*. The kinds of objects which can form an operand are:

- Registers
- Register pairs
- Addresses
- String constants
- Floating-point constants
- Register lists
- Expressions

Register operands in a machine instruction refer to the machine registers of the processor or coprocessor.



Note that register names *must* be in lower case; as does not recognize register names in upper case or a combination of upper case and lower case.

Expressions are described in Chapter 3, address operands in Section 6.3, and constants in Chapter 2.

**4.4. Comment Field** as provides a means for the programmer to place comments in the source code. There are two ways of representing comments.

A line whose first *non-whitespace* character is the hash character (#) is considered a comment. This feature is handy for passing C preprocessor output through the assembler. For example, these lines are comments:

```
# This is a comment line.
# And this one is also a comment line.
```

The other way to introduce a comment is when a comment field appears on a line with a statement. The comment field is indicated by the presence of the vertical bar character (|) after the source statement.

The comment field consists of all characters on a source line including and following the comment character. The assembler ignores the comment field. Any character may appear in the comment field, with the obvious exception of the *<newline>* character, which starts a new line.

An assembly language source line can consist of just a comment field. For example, the two statements below are quite acceptable to the assembler:

```
| This is a comment field.
| So is this.
```

### 4.5. Direct Assignment Statements

A direct assignment statement assigns the value of an arbitrary expression to a specified identifier. The format of a direct assignment statement is:

<identifier> = <expression>

Examples of direct assignments are:

```
vect_size = 4
vectora = 0xFFFE
vectorb = vectora-vect_size
CRLF = 0x0D0A
dtemp = d0 | use register d0 as temporary
```

Any identifier defined by direct assignment may be redefined later in the program, in which case its value is the result of the last previous such statement. This is analogous to the SET operation found in other assemblers.



A local identifier may be defined by direct assignment, though this doesn't make much sense.

Register identifiers may not be redefined.

An identifier which has already been used as a label may not be redefined, since this would be tantamount to redefining the address of a place in the program. In addition, an identifier which has been defined in a direct assignment statement cannot later be used as a label. Both situations give rise to assembler error messages.

If the *<expression>* in a direct assignment is absolute, the identifier is also absolute, and may be treated as a constant in subsequent expressions. If the *<expression>* is relocatable, however, the *<identifier>* is also relocatable, and it is considered to be declared in the same program section as the expression.

If the *<expression* > contains an external identifier, the identifier defined by direct assignment is also considered external. For example:

```
.globl X | X is declared as external identifier
holder = X | holder becomes an external identifier
```

assigns the value of X (zero if it is undefined) to holder and makes holder an external identifier. External identifiers may be defined by direct assignment.

**4.6. Self-Modifying Code** If you intend to write programs that must modify their own code, you must be able to flush the processor's cache to make sure that the code the program has just modified is not overwritten by a cache fill.

Flushing the cache is done by using a special trap to request SunOS to do the operation; trap #2. (Note that this is *not* system call #2, which is trap #0 with the value 2 in register d0.) Here are some sample definitions and usage relating to cache flushing:



```
(system call)
.long
        syscall
                        0x20
                                Trap instruction 0
.long
        badtrap
                        0x21
                                Trap instruction 1
                                                     (monitor breakpoint)
                        | 0x22 Trap instruction 2
                                                     (cache flush)
        flush
.long
       .globl flush
flush:
               #ICACHE CLEAR+ICACHE ENABLE+DCACHE CLEAR+DCACHE ENABLE, d0
       movl
                                        | clear (and enable) the cache
               d0,cacr
       movc
       rte
#define ICACHE BURST
                                0x0010
#define ICACHE ENABLE
                                0x0001 + ICACHE BURST
#define ICACHE FREEZE
                                0x0002
#define ICACHE CLRENTRY
                                0x0004
#define ICACHE CLEAR
                                0x0008
#define DCACHE BURST
                                0x1000
#define DCACHE ENABLE
                                0x2100 + DCACHE BURST
#define DCACHE FREEZE
                                0x0200
#define DCACHE CLRENTRY
                                0x0400
#define DCACHE CLEAR
                                0x0800
```

You call the trap from a program with

trap #2	c	ause ti	rap #2,	which	calls	.flush	
---------	---	---------	---------	-------	-------	--------	--

Please note that this sort of operation could have dire consequences if not properly used.



5

### Assembler Directives

Assembler directives are also known as *pseudo operations* or *pseudo-ops*. Pseudo-ops are used to direct the actions of the assembler, and to achieve effects such as generating data. The pseudo-ops available in as are listed in Table 5-1 below.

### Table 5-1Assembler Directives

Pseudo- Operation	Description
.ascii	Generates a sequence of ASCII characters.
.asciz	Generates a sequence of ASCII characters, terminated by a zero byte.
.byte	Generates a sequence of bytes in data storage.
.bytez	Generates a sequence of bytes in data storage initialized to zero.
.word	Generates a sequence of words in data storage.
.long	Generates a sequence of long words in data storage.
.single	Generates a sequence of single-precision floating-point constants in data storage.
.double	Generates a sequence of double-precision floating-point constants in data storage.
.text	Specifies that the following generated code be placed in the <i>text</i> control section until further notice.
.data	Specifies that the following generated code be placed in the <i>data</i> con- trol section until further notice.
.data1	Specifies that the following generated code be placed in the <i>data1</i> con- trol section until further notice.
.data2	Specifies that the following generated code be placed in the <i>data2</i> con- trol section until further notice.
.bss	Specifies that space will be reserved in the <i>bss</i> control section until further notice.
.globl	Declares an identifier as global (external).
.comm	Declares the name and size of a common area.



Pseudo- Operation	Description					
.lcomm	Reserves a specified amount of space in the bss control section.					
.skip	Advances the current location counter by a specified amount.					
.align	Forces current location counter to next one-, two-, four- or eight-byte boundary.					
.even	Forces current location counter to next word (even-byte) boundary.					
.stabx	Builds special symbol table entries. These directives are included for the benefit of compilers which generate information for the symbolic debuggers <i>dbx</i> and <i>dbxtool</i> .					
.proc	Separates procedures for faster span-dependent instruction resolution.					
.cpid	Assigns a coprocessor number.					

#### Table 5-1Assembler Directives— Continued

These assembler directives are discussed in detail in the following sections.

### 5.1. .ascii — Generate Character Data

The .ascii directive translates character strings into their ASCII equivalents for use in the program. The format of the .ascii directive is:

[<label>:] .ascii "<character string>"

<character string> contains any character or escape sequence which can appear in a character string. Obviously, a newline must not appear within the character string. A newline can be represented by the escape sequence \012. The following examples illustrate the use of the .ascii directive:

	Octal Code Generated:				Statement:		
150 164	145 150	154 145	154 162	157 145	040	.ascii	"hello there"
127 147	141 055	162 007	156 007	151 040	156 012	.ascii	"Warning-\007\007 \0
141 147	142	143	144	145	146	.ascii	"abcdefg"



### 5.2. .asciz — Generate Zero-Terminated Sequence of Character Data

The .asciz directive is equivalent to the .ascii directive except that a zero byte is automatically appended as the final character of the string. This feature is intended for generating strings which C programs can use. The following examples illustrate the use of the .asciz directive:

Octal Code Generated:							Statement:
110	145	154	154	157	040	.asciz	"Hello World!"
127	157	162	144	041	000		
124	150	105	040	107	162	.asciz	"The Great PROMpkin strikes again!"
145	141	164	040	120	122		
117	115	160	153	151	156		
040	163	164	162	151	153		
145	163	040	141	147	141		
151	156	041	000				

## 5.3. Directives to Generate Data

The .byte, .word, .long, .single, and .double directives reserve storage locations and initialize them with specified values.

The format of the various forms of data generation statements are:

[ <i><label></label></i> :]	.byte	[ <expression>] [, <expression>]</expression></expression>
[ <i><label></label></i> :]	.bytez	<number></number>
[ <i><label></label></i> :]	.word	[ <expression>] [, <expression>]</expression></expression>
[ <i><label></label></i> :]	.long	[ <expression>] [, <expression>]</expression></expression>
[ <i><label></label></i> :]	.single	[ <expression>] [, <expression>]</expression></expression>
[ <i><label></label></i> :]	.double	[ <expression>] [, <expression>]</expression></expression>

The .byte directive reserves one byte (8 bits) for each expression in the operand field, and initializes it to the low-order 8 bits of the corresponding expression's value.

The .bytez directive reserves < number> bytes (8 bits), and initializes them to zero.

The .word directive reserves one word (16 bits) for each expression's value in the operand field, and initializes it to the low-order 16 bits of the corresponding expression's value.

The .long directive reserves one long word (32 bits) for each expression in the operand field, and initializes it to the value of the corresponding expression's value.



The .single directive reserves one long word for each expression in the operand field, and initializes it to the low-order 32 bits of the corresponding expression's value.

The .double directive reserves a pair of long words for each expression in the operand field, and initializes them to the value of the corresponding expression's value.

Multiple expressions can appear in the operand field of the .byte, .word, .long, .single, and .double directives. Multiple expressions must be separated by commas.

# 5.4. Directives to Switch<br/>Location CounterThese statements .text, .data, .bss, .data1, and .data2, change the<br/>'control section' where assembled code is loaded.

as (and the system linker) view programs as divided into three distinct sections or address spaces:

Space	Description					
text	The address space where the executable machine instructions are placed.					
data	The address space where initialized data is placed. The assembler actually knows about three data sections, namely, <i>data</i> , <i>data1</i> , and <i>data2</i> . The second and third data areas are mainly for the benefit of compilers and are of minimal interest to the assembly language programmer.					
	If the $-\mathbf{R}$ option is coded on the as command line, it means that the initialized data should be considered read-only. It is actually placed at the end of the <i>text</i> area.					
bss	The address space where the uninitialized data areas are placed. Also, see the .lcomm directive described below.					

For historical reasons, the different areas are frequently referred to as 'control sections' (csects for short).

These sections are equivalent as far as as is concerned, with the exception that no instructions or data are generated for the *bss* section — only its size is computed and its symbol values are output.

During the first pass of the assembly, as maintains a separate location counter for each section. Consider the following code fragments:



code:	.text movw	d1,d2		place next instruction in <i>text</i> section
grab:	.data .long	27		now generate data in <i>data</i> section
more:	.text addw	d2,d1	5000 C	now revert to <i>text</i> section
hold:	.data .byte	4	-	now back to <i>data</i> section

During the first pass, as creates the intermediate output in two separate chunks: one for the *text* section and one for the *data* section. In the *text* section, code immediately precedes more; in the *data* section, grab immediately precedes hold. At the end of the first pass, as rearranges all the addresses so that the sections are sent to the output file in the order: *text*, *data* and *bss*.

The resulting output file is an executable image file with all addresses correctly resolved, with the exception of undefined .globl's and .comm's.

For more information on the format of the assembler's output file, consult the *a.out*(5) entry in the *System Programmer's Reference Manual*.

The .skip directive reserves storage by advancing the current location counter a specified amount. The format of the .skip directive is:

[<label>:] .skip <size>

where <*size*> is the number of bytes by which the location counter should be advanced. The .skip directive is equivalent to performing direct assignment on the location counter. For instance, a .skip directive like this:

```
Table: .skip 1000
```

reserves 1000 bytes of storage, with the value of Table equal to the address of the first byte.

The .lcomm directive is a compact way to get a specific amount of space reserved in the bss area. The format of the .lcomm directive is:

.lcomm <name>,<size>

where *< name>* is the name of the area to reserve, and *< size>* is the number of bytes to reserve. The .lcomm directive specifically reserves the space in the bss area, regardless of which location counter is currently in effect.

A .lcomm directive like this:



5.5. .skip — Advance the Location Counter

5.6. .lcomm — Reserve

Space in bss Area

.lcomm lower\_forty,1200

is equivalent to these directives:

.bss | switch to .bss area lower\_forty: .skip size revert to previous control section

5.7. .globl — Designate an External Identifier A program may be assembled in separate modules, and then linked together to form a single executable unit. See the *ld*(1) command in the *SunOS Reference Manual*.

External identifiers are defined in each of these separate modules. An identifier which is defined (given a value) in one module may be referenced in another module by declaring it external in *both* modules.

There are two forms of external identifiers, namely, those declared with the .globl directive and those declared with the .comm directive. The .comm directive is described in the next section.

External symbols are declared with the .globl assembler directive. The format is:

.globl <symbol>[, <symbol>]...

For example, the following statements declare the array TABLE and the routine SRCH as external symbols, and then define them as locations in the current control section:

```
.globl TABLE, SRCH
TABLE: .word 0,0,0,0,0
SRCH: movw TABLE, d0
etc.
```

### 5.8. . comm — Define Name and Size of a Common Area

The .comm directive declares the name and size of a common area, for compatibility with FORTRAN and other languages which use common. The format of the .comm statement is:

.comm <name>, <constant expression>

where <*name*> is the name of the common area, and <*constant expression*> is the size of the common area. The .comm directive implicitly declares the identifier <*name*> as an external identifier.

as does not allocate storage for *common* symbols; this task is left to the linker. The linker computes the maximum declared size of each *common* symbol (which


may appear in several load modules), allocates storage for it in the final *bss* section, and resolves linkages. If, however, *<name>* appears as a global symbol (label) in any module of the program, all references to *<name>* are linked to it, and no additional space is allocated in the *bss* area.

5.9. .align — Force Location Counter to Particular Byte Boundary The .align directive advances the location counter to the next one-, two-, fouror eight-byte boundary, if it is not currently on such a boundary. Intervening bytes are filled with zeros. The format of the .align directive is:

.align <size>

where < size > must be an assembler expression which evaluates to 1, 2, 4 or 8.

If you choose to use the .align 4 or align 8 directives, you must use the – J flag when you assemble your program; the assembler does span-dependent instruction resolution, and using align 4 or align 8 changes the address of jump targets.

This directive is necessary because

- Word and long word data values must lie on even-byte boundaries
- Machine instructions must start on even-byte boundaries
- □ The MC68020 and MC68030 operate much more efficiently if word and long word data are on even-byte and four-byte boundaries, respectively.

5.10. .even — Force Location Counter to Even Byte Boundary

The .even directive advances the location counter to the next even-byte boundary, if its current value is odd. This directive is provided because word and long word data values must lie on even-byte boundaries, and also because machine instructions must start on even-byte boundaries. .even is equivalent to .align 2.

.even

### 5.11. .stabx — Build Special Symbol Table Entry

The .stabx directives are provided for the use of compilers which can generate information for the symbolic debuggers *dbx* and *dbxtool*. The directives .stabs, .stabd, and .stabn build various types of symbol table entries.

The .stabx directives have the following forms:

.stabs name, type, 0, desc, value .stabn type, 0, desc, value

or



.stabd type, 0, desc

L .stabs directives are used to describe types, variables, procedures, and so on, while .stabn directives convey information about scopes and the mapping from source statements to object code.

A . stabd directive is identical in meaning to a corresponding . stabn directive with the value field set to "." (dot), which the assembler uses to mean the current location. Most of the needed information, for example symbol name and type structure, is contained in the *name* field. The *type* field identifies the type of symbolic information, for example source file, global symbol, or source line. The *desc* field specifies the number of bytes occupied by a variable or type or the nesting level for a scope symbol. The *value* field specifies an address or an offset.

The -R flag conflicts with the .stabx directive because there is no appropriate data type being set up for static variables.

 5.12. .proc — Separate Procedures for Span-Dependent Instruction Resolution
 The .proc directive separates procedures for span-dependent instruction resolution over entire files. If .proc is used, the resolution is done between occurrences of the directive and between either end of the file and its nearest occurrences. Since the algorithm used requires more than linear time, using .proc can save significant time for large assemblies. Branch instructions must not cross .proc directives, although calls may.

.proc

### 5.13. .cpid — Name Default Coprocessor ID

The .cpid directive gives the assembler a coprocessor id value to use for MC68881 instructions that don't have an explicit coprocessor id given. The form of the directive is

.cpid <id>

If no .cpid directive is given in a program, a value of 1 is assumed. Since no Sun system currently has more than one coprocessor, you don't need to use this directive.



6

# Instructions and Addressing Modes

	This chapter describes the conventions used in as to specify instruction mnemonics and addressing modes. The information in this chapter is specific to the machine instructions and addressing modes of the MC68010, MC68020, and MC68030 microprocessors and the MC68881 and MC68882 coprocessors. See Appendix C for information on the Sun FPA and FPA+'s instruction sets and addressing modes.
<b>6.1. Instruction Mnemonics</b>	The instruction mnemonics that as uses are based on the mnemonics described in the relevant Motorola processor manuals. However, as deviates from them in several areas.
	Most of the MC68010, MC68020 and MC68030 instructions can apply to byte, word or long operands. Instead of using a qualifier of .b, .w, or .l to indicate byte, word, or long as in the Motorola assembler, as appends a suffix to the normal instruction mnemonic, thereby creating a separate mnemonic to indicate which length operand was intended.
	For example, there are three mnemonics for the <i>or</i> instruction: orb, orw, and orl, meaning or byte, or word, and or long, respectively.
	Instruction mnemonics for instructions with unusual opcodes may have addi- tional suffixes. Thus in addition to the normal <i>add</i> variations, there also exist addqb, addqw and addql for the <i>add</i> quick instruction.
	Branch instructions come in two flavors for the MC68010, byte (or short) and word, and an additional flavor, long, for the MC68020. Append the suffix s to the word mnemonic to specify the short version of the instruction. For example, beq refers to the word version of the Branch if Equal instruction, beqs refers to the short version, and beql refers to the long version.
6.2. Extended Branch Instruction Mnemonics	as supports extended branch instructions in addition to the instructions which explicitly specify the instruction length. These instruction's names are, in most cases, constructed from the word versions by replacing the b with j. For example, compare beq with jeq.
	as's rules for handling branch instructions are as follows:
	as automatically generates the corresponding short branch instruction if the operand of the extended branch instruction is a simple address in the text segment, and the offset to that address is sufficiently small



- as generates the corresponding branch instruction if the offset is too large for a short branch, but small enough for a branch.
- as implements an extended branch instruction when the operand either references an external address or is complex (see below) as follows:
  - 1. By a jmp or jsr (for jra or jbsr).
  - 2. If the target processor is the MC68010, by a conditional branch (with the sense of the condition inverted) around a jmp for the extended conditional branches.
  - 3. If the target processor is the MC68020, by using the corresponding long branch.

The extended mnemonics should only be used in the text segment — if they are used in the data segment, the most general form of the branch is generated.

In this context, a complex address is either an address which specifies other than normal mode addressing, or a relocatable expression containing more than one relocatable symbol. For instance, if a, b and c are symbols in the current segment, the expression a+b-c is relocatable, but not simple.

Consult Appendix B for a complete list of the instruction opcodes.

**6.3.** Addressing Modes Table 6-1 below describes the addressing modes that as recognizes. Note that certain modes are not valid for the MC68010. The notations used in this table have these meanings:

Notation	Meaning
an	An address register.
dn	A data register.
ri	Either a data register or an address register.
fi	A floating-point register.
d	A displacement, which is a constant expression in as. In MC68020 or MC68030 mode, a length specifier (: L, described below) may be appended to the displacement. Any forward or external references <i>require</i> the length specifier to be :1. All other references permit either :1 or :w or nulls.
L	The index register's length. This may be either long $(1)$ or word $(w)$ or null. If the only value permitted by a particular addressing mode or category is $1$ or $w$ , then that letter appears in the table.
S	A scale factor that may be used to multiply the index register's length. The scale factor may have a value of 1, 2, 4, or 8.

The notation of two or three items separated by colons, such as ri:L:s, indicate items that may be optional. In that particular case, you may not specify :s unless you have specified :L, which you may not specify unless you have specified ri. The items in the list must appear in the order given in the tables that follow.



In the table where both d and d' are specified, d corresponds to an MC68020 or MC68030 outer displacement and d' corresponds to an MC68020 or MC68030 base displacement.

xxx refers to a constant expression.

Certain instructions, particularly move, accept a variety of special registers including:

Name	Register
sp	stack pointer, which is equivalent to a7
sr	status register
cc	condition codes of the status register
usp	user stack pointer
pc	program counter
sfc	source function code register
dfc	destination function code register
fpcr	floating-point control register
fpsr	floating-point status register
fpiar	floating-point instruction address register

The memory-indirect and program-counter memory-indirect addressing modes listed in the following tables are useable only with the MC68020 and MC68030.

In each of these addressing modes, up to four user-specified values are used to generate the final operand address:

- base register
- base displacement
- index register
- outer dispacement

All four user-specified values are optional. Both base and outer displacements may be null, word or long. When a displacement is null, or an element is suppressed, its value is taken as zero in the effective address calculation.

In the case of memory-indirect addressing, an address register (an) is used as a base register, and its value can be adjusted by an optional base displacement (d'). An index register (ri) specifies an index operand (ri:L:s) and finally, an outer displacement (d) can be added to the address operand, yielding the effective address.

Program-counter memory-indirect mode is exactly the same. The only difference is that the program counter is used as the base register.

Some examples of these addressing modes follow:



```
an@ (d':L, ri:L:s) @ (d:L)
an@ (d:L) @ (d':L, ri:L:s)
an@@
an@ (d:L) @
an@ (d':L, ri:L:s) @
pc@ @
pc@ (d':L, ri:L:s) @ (d:L)
pc@ (d:L) @
(d:L) @
(d:L) @ (d':L, ri:L:s)
@ (d:L) @ (d':L, ri:L:s)
@ (d':L, ri:L:s) @
```

In the table below, note that the notation ri/rj means ri and rj, while  $ri_rj$  means ri through rj.

Mode	Notation	Example
Register	an,dn,sp,pc,cc,sr,usp	movw a3,d2
Register Deferred	an@	movw a30,d2
Register List	ri_rj or ri/rj	movem a0-a4, a60-
FPA register Floating-Point Register (MC68881 only)	fpai fpi	fpmoves fpal,d2 fmoves fpl,a30(24)
Postincrement	an@+	movw a30+,d2
Predecrement	an@-	movw a30-,d2
Displacement	an@(d)	movw a3@(24),d2
Word Index	an@(d, ri:w)	movw a3@(16, d2:w),d3
Long Index	an@(d, ri:l)	movw a3@(16, d2:1),d3
Absolute Short	xxx:w	movw 14:w,d2
Absolute Long	xxx:l	movw 14:1,d2
PC Displacement PC Word Index PC Long Index PC-Memory Indirect Pre-Indexed (68020) PC-Memory Indirect Post-Indexed (68020)	pc@(d) pc@(d, ri:w) pc@(d, ri:l) pc@(d':L, ri:L:s)@(d:L) pc@(d:L)@(d':L, ri:L:s)	<pre>movw pc@(20),d3 movw pc@(14, d2:w),d3 movw pc@(14, d2:l),d3 movl pc@(2:w,d4:w:4)@(14:l),d3 movl pc@(d:l)@(3:w,d2:l:4),d3</pre>
Memory Indirect Pre-Indexed (68020) Memory Indirect Post-Indexed (68020)	an@(d':L,ri:L:s)@(d:L) an@(d:L)@(d':L,ri:L:s)	<pre>movl a1@(d:L,d2:l:4)@(14:w) movl a2@(2:w)@(14:w,d4:w:2)</pre>

Table 6-1Addressing Modes



Mode	Notation	Example
Normal	identifier	movw widget,d3
Immediate	# <i>xx</i> x	movw #27+3,d3

Table 6-1	Addressing	Modes—	Continued
-----------	------------	--------	-----------

Normal mode assembles as PC-relative if the assembler can determine that this is appropriate, otherwise it assembles as either absolute short or absolute long, under control of the -d2 command line option.

The Motorola manuals present different mnemonics (and in fact different forms of the actual machine instructions) for instructions that use the literal effective address as data instead of using the contents of the effective address. For instance, they use the mnemonic adda for *add address*. as does not make these distinctions because it can determine the type of opcode required from the form of the operand. Thus an instruction of the form:

```
avenue: .word 0
...
addl #avenue,a0
```

assembles to the *add address* instruction because as can determine that a0 is an address register.

right\_now: = 40000
...
addl #right\_now,d0

assembles to an *add immediate* instruction because as can determine that *right\_now* is a constant.

Because of this determination of operand forms, some of the mnemonics listed in the Motorola manuals are missing from the set of mnemonics that as recognizes.

Certain classes of instructions accept only subsets of the addressing modes above. For example, the *add* instruction does not accept a PC-relative address as a destination, and register lists may be used only with the movem and fmovem instructions.

as tries to check all these restrictions and generates the *illegal operand* error code for instructions that do not satisfy the address mode restrictions.

6.4. Addressing Categories The processors group the effective address modes into categories derived from the manner in which they are used to address operands. Note the distinction between address *modes* and address *categories*. There are 14 addressing *modes* in the MC68010 and 18 in the MC68020 and MC68030, and they fall into one or more of four addressing *categories*. The addressing categories are defined here, followed by a table summarizing the grouping of the addressing modes into categories. Note that register lists can be used only in the movem and fmovem



instructions.

Category	Meaning
Data	means that the addressing mode is used to refer to data operands.
Memory	means that the addressing mode can refer to memory operands. Examples include all the a-register indirect address modes and all the absolute address modes.
Alterable	means that the addressing mode refers to operands which are writeable (alterable). This category takes in every addressing mode except the PC-relative addressing modes and the immedi- ate address mode.
Control	means that the addressing mode refers to memory operands with no explicit size specification.

Some addressing categories can be intersected to make more restrictive ones. For example, the Motorola MC68010 manual mentions the *Data Alterable Addressing Mode* to mean that the particular instruction can only use those modes which provide data addressing and are alterable as well.

Table	6-2	Addressing	Categories
I UUIU	0 4	1100010000000	Curczorico

Addressing	Assembler	Data	Memory	Control	Alterable	MC68020 and MC68030
Mode	Syntax					Only
Register Direct	an, dn, sp, pc, cc, sr, usp	x			х	
A-Register Indirect	an@	X	X	Х	Х	
A-Register Indirect with Displacement	a <i>n</i> @(d:L)	X	Х	Х	х	х
A-Register Indirect with Word Index	an@(d:L,ri:w:s)	x	х	Х	х	х
A-Register Indirect with Long Index	an@(d:L,ri:l:s)	x	Х	Х	х	Х
A-Register Indirect with Post Increment	an@+	x	х		х	
A-Register Indirect with Pre Decrement	ane-	x	х		х	
A-Register Indirect with Displacement	an@ (d)	X	х	Х	х	
A-Register Indirect with Word Index	an@(d,ri:w)	X	x	Х	х	



Addressing	Assembler	Data	Memory	Control	Alterable	MC68020 and MC68030
Mode	Syntax					Oilly
A-Register Indirect with Long Index	an@(d,ri:1)	X	X	X	X	
Memory-Indirect Post-Indexed	an@(d:L)@(d':L,ri:L:s)	x	Х	Х	х	Х
Memory-Indirect Pre-Indexed	an@(d':L,ri:L:s)@(d:L)	x	Х	Х	х	х
Absolute Short	<i>xxx</i> : w	X	Х	Х	х	
Absolute Long	xxx:1	X	Х	Х	х	
PC-relative	pc@( <i>d</i> )	X	х	Х		
PC-Indirect with Displacement	pc@(d:L)	х	х	х		х
PC-relative with Word Index	pc@(d,ri:w)	x	х	х		
PC-Indirect with Word Index	pc@(d:L,ri:w:s)	x	х	х		Х
PC-relative with Long Index	pc@(d,ri:1)	х	Х	х		
PC-Indirect with Long Index	pc@(d:L,ri:l:s)	х	Х	х		Х
PC-Memory Indirect Post-Indexed	pc@(d:L)@(d':L,ri:L:s)	х	Х	х	x	Х
PC-Memory Indirect Pre-Indexed	pc@(d':L,ri:L:s)@(d:L)	х	х	х	x	Х
Immediate Data	#nnn	X	X			

 Table 6-2
 Addressing Categories—Continued





A

# as Error Codes

### A.1. Usage Errors

A.2. Assembler Error

Messages

Cannot open output file The specified output file cannot be created. Check that the permissions allow opening this file.

#### Cannot open source file

The assembler cannot open the specified source file. Check the spelling, that the pathname supplied is correct, and that you have read permission for the file.

#### No input file

One or more input files must be specified — as cannot accept the output of a pipe as its input.

#### Too many file names given

The assembler cannot cope with more than one source file. Break the job into smaller stages.

#### Unknown option 'x' ignored

as does not recognize the option x. Valid options are listed in Section 1.1 of this manual. If you are using either cc or f77 to assemble a .s file, you should specify any .as options that you want to use by using -Qoption as *<option>*.

If as detects any errors during the assembly process, it prints out a message of the form:

as: error (<line\_no>): <error\_code>

Error messages are sent to standard error. Here is a list of as error codes, and their possible causes.

#### Illegal .align

The expression following a .align evaluates to some value other than 1, 2,



4 or 8. (If you are using .align 4, be sure to do the assembly with the -J flag set.)

#### Invalid assignment

An attempt was made to redefine a label with a direct assignment statement.

#### Invalid Character

An unexpected character was encountered in the program text.

#### Invalid Constant

An invalid digit was encountered in a number. For example, using an 8 or 9 in an octal number. Also happens when an out-of-range constant operand is found in an instruction — for example:

addq #200,d0 asll #12,d0

#### Invalid opcode

The assembler did not recognize an instruction mnemonic. Probably a misspelling.

#### Invalid operand

The operand used is not consistent with the instruction used — for example:

addqb #1,a5

is an invalid combination of instruction and operand. Check the instruction set descriptions for valid combinations of instructions and operands.

#### Invalid Operator

Check the operand field for a bad operator. The operators that as recognizes are plus (+), minus (-), negate or one's complement (~), multiply (\*), and divide (/).

#### Invalid register expression

A register name was found where one should not appear — for example:

addl #d0,\_there

#### Invalid Register List

The register list in a movem or fmovem instruction is malformed. Note that the list must contain more than one register name: to express a list



containing just a single register, you must write its name twice separated by a slash, e.g. fp0/fp0.

#### Invalid string

An invalid string was encountered in an .ascii or .asciz directive.

- Make sure the string is enclosed in double quotes.
- Remember that you must use the sequence \" to represent a quote inside a string.

#### Invalid symbol

An operand that should be a symbol is not — for example:

.globl 3

because the constant 3 is not a symbol.

#### Invalid Term

The expression evaluator could not find a valid term: a symbol, constant or *<expression>*. An invalid prefix to a number or a bad symbol name in an operand generates this message.

#### Line too long

A statement was found which has more than 4096 characters before the newline character.

#### Missing close-paren')'

An unmatched '(' was found in an expression.

#### Multiply defined symbol

- An identifier appears twice as a label.
- An attempt was made to redefine a label using a direct assignment statement.
- An attempt was made to use, as a label, an identifier which was previously defined in a direct assignment statement.

#### Multiply Defined Symbol (Phase Error)

This rarely occurring message indicates an inconsistency in the assembler. Report it to Sun Microsystems Customer Support if it occurs.

#### Non-relocatable expression

If an expression contains a relocatable symbol (a label, for instance), the only operations that can be applied to it are the addition of absolute



expressions or the subtraction of another relocatable symbol (which produces an absolute result).

#### Odd address

The previous instruction or pseudo-op required an odd number of bytes and this instruction requires word alignment. This error can only follow an .ascii, an .asciz, a .byte, or a .skip pseudo-operation.

NOTE Use a .even directive to ensure that the location counter is forced to an even byte boundary.

#### Offset too large

The instruction is a relative addressing instruction and the displacement between this instruction and the label specified is too large for the address field of the instruction.

#### Out of strings space

No more room is left in the assembler's internal string table. Divide the program into smaller portions; assemble portions of the program separately, then bind them together using the linker.

#### Register out of range

In the FPA's dot product, matrix move and transpose instructions, if the register specified does not fall within the required range, this error is reported. Note that for most instructions where one operand is an effective address, the register range is 0 to 15. If all operands are FPA registers, the register range is 0 to 31. For constant RAM registers, the range is 0 to 511. This type of error will generally also cause the *Invalid operand* error to be reported.

#### Stab storage exceeded

No more room is left in the assembler's symbol table for debugging information. Cut the program into smaller portions; assemble portions of the program separately, then bind them together using the linker.

#### Symbol storage exceeded

No more room is left in the assembler's symbol table. Divide the program into smaller portions; assemble portions of the program separately, then bind them together using the linker.

#### Symbol Too Long

A local label reference longer than one digit was found.

#### Undefined L-symbol

This is a warning message. A symbol beginning with the letter 'L' was used but not defined. It is treated as an external symbol. Compiler-generated



labels usually start with the letter 'L' and should be defined in this assembly. The absence of such a definition usually indicates a compiler code generation error. This message is also generated by the use of symbols such as n\$ if n\$ has not been defined.

#### Unqualified forward reference

The displacement field in an MC68020 based/indexed address mode contains an unqualified forward reference. Note that the displacement in a based/indexed address mode for the MC68020 instruction set can contain a forward or external reference *only* if the length specifier is present. The length specifier should be :1 (long). This type of error will generally also cause *Multiply defined symbol (Phase error)*.

#### Undefined Symbol

A label reference to an undefined local label was found.

#### Wrong number of operands

Check Appendix B for the correct number of operands for the current instruction.





# List of as Opcodes

This appendix is a list of the instruction mnemonics accepted by as, grouped alphabetically. The list is divided into two tables, the first covers the MC680x0 processor's instructions, the second covers the MC68881 and MC68882 floating-point coprocessors' instructions. For more information about floating-point programming, see the *Floating-Point Programmer's Guide*.

Each entry describes the following things:

- □ The mnemonics for the instruction,
- □ The generic name of the instruction,
- D The assembly language syntax and the variations on the instruction,
- Whether the instruction is specific to the MC68020, or has extended capabilities on the MC68020 compared to the MC68010.

The syntax for as machine instructions differs somewhat from the instruction layouts and categories shown in the Motorola processor manuals. For example, as provides a single set of mnemonics for add (add binary), adda (add address), and addi (add immediate), differentiated only by the length of the operands. In general, as selects the appropriate instruction from the form of the operands.

Here is a brief explanation of the notations used below.

- An instruction of the form addX in the assembly language syntax column means that the instruction is coded as addb, addw, addl, *etc*.
- $\square$  An operand field of an means any A-register.
- $\square$  An operand field of dn means any D-register.
- $\square$  An operand field of rn means any A- or D-register.
- $\square$  An operand field of fn means any floating-point register.
- $\Box$  An operand field of cn means any control register.
- An operand field of *ea* means an effective address designated by one of the permissible addressing modes. Consult the relevant Motorola processor manual for details of the allowed addressing modes for each instruction.



An operand field of *reglist* means a "register list" specifying a list of registers to be moved to or from memory. A register list is denoted by a slash-separated list of registers or ranges of registers. A range of registers is specified by the starting and ending register of that range, separated by a hyphen.

For example, a register range including registers D0, D1, and A4 could be specified as d0-d1/a4.

- □ An operand field of vector means an exception vector location.
- □ An operand field of #*data* means an immediate operand.
- Other special registers such as cc (condition code register) and sr (status register) are specifically indicated where appropriate.

The MC68020 and MC68030 provide a set of bit-field manipulating instructions that don't exist on the MC68010. Their notation includes a bit field specifier of the form {*offset:width*}, where the offset denotes the beginning of the bit field in the word and the width is the number of bits in the field.

Offset values are counted from the high-order bit, as 0, to the low-order bit, as 31.

NOTE This ordering is the reverse of the convention used in the bchg, bclr, bset, and btst instructions.

Offset and width may be either constants or data registers. For example:

- bfins d0,a5@(4){#0:#9}
- bfexta a5@(4) {d0:#8},d7

In the table that follows, MC68020 entries in the "Processor" column indicate instructions found in MC68020 or later processors.

Mnemonic	Operation Name	Syntax	Processor
abcd	add decimal with extend	abcd dy, dx	
		abcd ay0-, aX0-	
addb	add binary	add <i>X ea</i> ,dn	
addw		addX dn, <i>ea</i>	
addl		addX ea, an (except addb)	
		addX # data, ea	
addqb	add quick	addqX # <i>data,ea</i>	
addqw			
addql			
addxb	add extended	addxX dy,dX	
addxw		addxX ay0-,aX0-	
addxl			
andb	logical and	and <i>X ea</i> , d <i>n</i>	

Table B-1List of MC680x0 Instruction Codes



Mnemonic	<b>Operation</b> Name	Syntax	Processor
andw		andX d <i>n,ea</i>	
andl		andX #data,dn	
aslb	arithmetic shift left	asl $X$ d $X$ , d $y$	
aslw		aslX #data, dy	
asll		asix ea	-
asrb	arithmetic shift right	asrX dx, dy	
asrw		asrX ea	
bee	branch conditionally	bccX label	-
bccl	branch conditionally		MC68020/030
bccs			
bchg	test a bit and change	bchg d <i>n, ea</i>	
		bchg #data,ea	
bclr	test a bit and clear	bclr dn, ea	
		bclr #data,ea	
bkpt	breakpoint	bkpt #data	MC68020/030
bset	test a bit and set	bset d <i>n, ea</i>	
		bset #data,ea	
btst	test a bit	btst dn, ea	
		btst #dala,ea	
bfchg	test a bit field and change	bfchg ea{offset:width}	MC68020/030
bfclr	test a bit field and clear	bfclr ea{offset:width}	MC68020/030
bfexts	extract a bit field signed	bfexts ea{offset:width},dn	MC68020/030
bfextu	extract a bit field unsigned	bfextu ea{offset:width},dn	MC68020/030
bfffo	find first one in bit field	bfffo ea{offset:width},dn	MC68020/030
bfins	insert a bit field	bfins dn, ea{offset:width}	MC68020/030
bfset	test a bit field and set	bfset ea{offset:width}	MC68020/030
bftst	test a bit field	bftst ea{offset:width}	MC68020/030
bcs	branch carry set	bcsX ea	
bcsl			MC68020/030
bcss			
beq	branch on equal	beq <i>X ea</i>	
beql			MC68020/030
beqs			
bge	branch greater or equal	bgeX ea	MC 68020 /030
bgei			11000020/030

Table B-1 L	ist of MC680x0	Instruction	Codes	Continued
-------------	----------------	-------------	-------	-----------



Mnemonic	Operation Name	Syntax	Processor
bges	branch greater or equal		
bgt bgtl bgts	branch greater than	bgt <i>X ea</i>	MC68020/030
bhi bhil bhis	branch higher	bhiX ea	MC68020/030
ble blel bles	branch less than or equal	ble <i>X ea</i>	MC68020/030
bls blsl	branch lower or same	bls <i>X ea</i>	MC68020/030
blt bltl blts	branch less than	blt <i>X ea</i>	
bmi bmil bmis	branch minus	bmi <i>X ea</i>	
bne bnel bnes	branch not equal	bne <i>X ea</i>	MC68020/030
bpl bpll bpls	branch positive	bpl <i>X ea</i>	MC68020/030
bra bral bras	branch always	braX <i>label</i>	MC68020/030
bsr bsrl bsrs	subroutine branch	bsrX label	MC68020/030
bvc bvcl bvcs	branch overflow clear	bvcX ea	MC68020/030
bvs bvss	branch overflow set	bvs <i>X ea</i> bvsl	MC68020/030
callm	call module	callm #data, ea	MC68020/030
cas2b cas21	compare & swap with operand	cas2X dc1:dc2,du1:du2,(rn1):(rn2)	MC68020/030 MC68020/030

Table B-1	List of	MC680m	Instruction	Codes_	Continued
I able D-1	List Of	MC000A0	11wir action	Coues	Commueu



Mnemonic	Operation Name	Syntax	Processor
cas2w	compare & swap with operand		MC68020/030
casb casl casw	compare & swap with operand	casX dc,du, ea	MC68020/030 MC68020/030 MC68020/030
chkb chkw chkl	check register against bounds	chkX ea, dn	MC68020/030 MC68020/030 MC68020/030
chk2b chk21 chk2w	check register against bounds	chk2 <i>X ea</i> ,rn	MC68020/030 MC68020/030 MC68020/030
clrb clrw clrl	clear an operand	clrX ea	
cmp2b cmp2l cmp2w	compare register against bounds	cmp2X ea, rn	MC68020/030 MC68020/030 MC68020/030
cmpmb cmpmw cmpml	compare memory	cmpmX ay@+,ax@+	
cmpb cmpw cmpl	arithmetic compare	cmpX ea, dn cmpX #data, ea	
dbcc dbcs dbeq dbf dbge dbf dbhi dble dbls dblt dbmi dbne dbpl dbra dbt dbvc dbvs	<pre>decrement &amp; branch on carry clear   " on carry set   " on equal   " on false   " on greater than or equal   " on greater than   " on high   " on less than or equal   " on less than or equal   " on less than   " on not equal   " on not equal   " on plus   " always (same as dbf)   " on overflow clear   " on overflow set</pre>	dbccdn, labeldbcsdn, labeldbeqdn, labeldbfdn, labeldbgedn, labeldbgtdn, labeldbhidn, labeldbledn, labeldblsdn, labeldbledn, labeldbltdn, labeldbltdn, labeldbnidn, labeldbnidn, labeldbnedn, labeldbradn, labeldbradn, labeldbtdn, labeldbtdn, labeldbtdn, labeldbtdn, labeldbvcdn, labeldbvsdn, label	
divs divsl divsll	signed divide	divs ea,dn divsX ea,dn divsX ea,dq	MC68020/030 MC68020/030

Table B-1	List of MC680x	) Instruction	Codes—	Continued
-----------	----------------	---------------	--------	-----------



Mnemonic	Operation Name	Syntax	Processor
	signed divide	divsX ea,dr:dq	MC68020/030
divu	unsigned divide	divu ea.dn	
divul		divuX ea, dn	MC68020/030
divuw		divuX ea, dn	MC68020/030
		divuX ea,dq	MC68020/030
		divuX ea, dr:dq	MC68020/030
divull		divull ea, dr:dq	MC68020/030
eorb	logical exclusive or	eorX dn,ea	
eorw		eorX #data, ea	
eorl		eorb #data,cc	
		eorw #data, sr	
exg	exchange registers	exg rx, ry	
extbl	sign extend	extbl dn	MC68020/030
extw		ext $X$ d $n$	
extl			
jmp	jump	jmp <i>ea</i>	
jsr	jump to subroutine	jsr <i>ea</i>	
jcc	jump carry clear	jcc <i>ea</i>	
jcs	jump on carry	jcs <i>ea</i>	
jeq	jump on equal	jeq <i>ea</i>	
jge	jump greater or equal	jge <i>ea</i>	
jgt	jump greater than	jgt <i>ea</i>	
jhi	jump higher	jhi <i>ea</i>	
jle	jump less than or equal	jle <i>ea</i>	
jls	jump lower or same	jls <i>ea</i>	
jlt	jump less than	jlt ea	
jmi	jump minus	jmi <i>ea</i>	
jne	jump not equal	jne <i>ea</i>	
jpl	jump positive	jpl ea	
jra	jump always	jra <i>ea</i>	
jbsr	jump to subroutine	jbsr <i>ea</i>	
jvc	jump no overflow	jvc <i>ea</i>	
jvs	jump on overflow	jvs ea	
lea	load effective address	lea <i>ea</i> ,a <i>n</i>	
link	link and allocate	link an,#disp	
linkl		linkl an,#disp	MC68020/030
lslb	logical shift left	lslX dx,dy	
lslw		lslX #data,dy	
lsll		lslX ea	
lsrb	logical shift right	lsrX dx,dy	
lsrw		lsrX #data,dy	

Table B-1 List of MC680x0 Instruction Codes—Continue	Table B-1	List of MC680x0 Instruction Codes—Continued
--	-----------	---



Mnemonic	<b>Operation</b> Name	Syntax	Processor
lsrl	logical shift right	lsrX ea	
movb movl	move data	movX ea,ea	
movw		movX # data, dn	
movw movw movc	move from condition code register move from status register move to/from control register	movw cc, ea movw sr, ea movc rn, cr movc cr, rn	
moveml movemw	move multiple registers	movemX #mask, ea movemX ea, #mask movemX ea, reglist movemX reglist, ea	
movepl movepw	move peripheral	movepX dn, an@(d) movepX an@(d), dn	
moveq	move quick	moveq #data, dn	
movsb movsw movsl	move to/from address space	movsX rn, ea movsX ea, rn	
muls mulslw mulsll	signed multiply	muls <i>ea</i> , d <i>n</i> muls <i>X ea</i> , d <i>l</i> muls <i>X ea</i> , d <i>h</i> :d <i>l</i>	MC68020/030 MC68020/030
mulu mulul	unsigned multiply	mulu $ea, dn$ muluX $ea, dl$ muluX $ea, dh: dl$	MC68020/030 MC68020/030
nbcd	negate decimal with extend	nbcd <i>ea</i>	
negb negw negl	negate binary	neg <i>X ea</i>	
negxb negxw negxl	negate binary with extend	negxX ea	
nop	no operation	nop	
notb notw notl	logical complement	not <i>X ea</i>	
orb orw orl	inclusive or	orX ea, dn orX dn, ea or #data, ea orb #data, cc	

Table B-1	List of MC680x0	Instruction	Codes—	Continued
-----------	-----------------	-------------	--------	-----------



Mnemonic	<b>Operation</b> Name	Syntax	Processor
	inclusive or	orw #data,sr	
pack	pack	pack $ax@-, ay@-, #data$ pack $dx, dy, #data$	MC68020/030 MC68020/030
pea	push effective address	pea <i>ea</i>	
reset	reset device	reset	
rolb rolw roll	rotate left rotate left	rolX dx, dy rolX #data, dy rolX ea	
rorb rorw rorl	rotate right	rorX dx, dy rorX #data, dy rorX ea	
roxlb roxlw roxll	rotate left with extend	roxlX dx, dy roxlX #data, dy roxlX ea	
roxrb roxrw roxrl	rotate right with extend	roxrX dx, dy roxrX #data, dy roxrX ea	
rtd rte rtm rtr rts	return and deallocate parameters return from exception return from module return and restore codes return from subroutine	rtd #data rte rtm rn rtr rts rts #n	MC68020/030
sbcd	subtract decimal with extend	sbcd dy,dx sbcd ay@-,ax@-	
stop	halt machine	stop #xxx	
subb subw	arithmetic subtract	subX ea, dn subX dn, ea subX ea, an	
subl		subX #data, ea	
st	set all ones	st ea	
sf	set all zeros	si ea	
shi	set high	sni ea	
sls	set lower or same	515 Ea	
scc	set carry set	scs PO	
scs	set not equal	sne ea	
5110	set equal	seg ea	
svc	set no overflow	svc ea	
svs	set on overflow	svs ea	

Table B-1	List of MC680x0	Instruction	Codes	Continued
rable D-1	List of MC000x0	manuchon	Coues	Communea



Mnemonic	<b>Operation</b> Name	Syntax	Processor
spl smi sge slt sgt sle subqb subqw subql	<pre>set plus set minus set greater or equal set less than set greater than set less than or equal subtract quick subtract quick</pre>	<pre>spl ea smi ea sge ea slt ea sgt ea sle ea subqX #data,ea</pre>	
subxb subxw subxl	subtract extended	subxX dy,dx subxX ay@-,ax@-	
swap	swap register halves	swap d <b>n</b>	
tas	test operand then set	tas <i>ea</i>	
trap	trap	trap #vector	
trapcc trapccl trapccw	trap on carry clear	trapccX trapccX # <i>data</i>	MC68020/030 MC68020/030 MC68020/030
trapcs trapcsl trapcsw	trap on carry set	trapcsx trapcsX # <i>data</i>	MC68020/030 MC68020/030 MC68020/030
trapeq trapeql trapeqw	trap on equal	trapeqX trapeqX # <i>data</i>	MC68020/030 MC68020/030 MC68020/030
trapf trapfl trapfw	trap on never true	trapfX trapfX #data	MC68020/030 MC68020/030 MC68020/030
trapge trapgel trapgew	trap on greater or equal	trapgeX trapgeX # <i>data</i>	MC68020/030 MC68020/030 MC68020/030
trapgt trapgtl trapgt	trap on greater	trapgtX trapgtX # <i>data</i>	MC68020/030 MC68020/030

Table B-1	List of MC680x0	Instruction	Codes	Continued
-----------	-----------------	-------------	-------	-----------

The following table describes the MC68881 instruction mnemonics supported by as.

Each mnemonic indicates the data type that it operates on by the last character of the mnemonic:

b indicates a byte format instruction



- w indicates a word format instruction
- □ l indicates a long format instruction
- □ s indicates a single-precision format instruction
- d indicates a double-precision format instruction
- □ x indicates an extended-precision format instruction
- p indicates a packed format instruction
- □ y indicates that any of l, s, p, w, d, or b, is acceptable.

Table B-2 <i>MC68881</i>	Instructions	supported by	as
--------------------------	--------------	--------------	----

Mnemonic	Operation Name	Syntax
fabsx	absolute value	fabsx <i>ea</i> ,fn
fabsl		fabsx fm, fn
fabss		fabsy <i>ea</i> , fn
fabsp		
fabsw		
fabsd		
fabsb		
facosx	arc cosine	facosx ea,fn
facosl		facosx fm,fn
facoss		facosy <i>ea</i> , fn
facosp		
facosw		
facosd		
facosb		
faddx	add	faddx <i>ea</i> , fn
faddl		faddx fm, fn
fadds		faddy ea,fn
faddp		
faddw		
faddd		
faddb		
fasinx	arc sin	fasinx ea,fn
fasinl		fasinx $fm, fn$
fasins		fasiny <i>ea</i> , f <i>n</i>
fasinp		
fasinw		
fasind		
fasinb		
fatanx	arc tangent	fatanx ea,fn
fatanl		fatanx fm,fn
fatans		fatany ea,fn
fatanp		
fatanw		



Mnemonic	<b>Operation</b> Name	Syntax
fatand	arc tangent	
fatanb		
fatanhx	hyperbolic arc tangent	fatanhx <i>ea</i> ,f <i>n</i>
fatanhl		fatanhx fm,fn
fatanhs		fatanhy <i>ea</i> , f <i>n</i>
fatanhp	hyperbolic arc tangent (contd.)	
fatanhw		
fatanhd		
fatanhb		
fbcc	branch conditionally	fbcc label
fbeq	(equal)	
fbeql		
fbf	(false)	
fbfl		
fbgt	(greater than)	
fbgtl		
fble	(less than or equal)	
fblel		
fblt	(less than)	
fbltl		
fbge	(greater than or equal)	
fbgel		
	(greater than or less)	
	(greater loss or coupl)	
Ibgle	(greater less of equal)	
fbat	(greater than)	
fbac	(not equal)	
fhnel	(not equal)	
fbneg	(not (equal))	
fbneal		
fbnge	(not greater than or equal)	
fbngel		
fbngl	(not greater than or less)	
fbngll		
fbngle	(not greater than, less or equal)	
fbnglel		
fbngt	(not greater than)	
fbngtl		
fbnle	(not less than or equal)	
fbnlel		
fbnlt	(not less than)	
fbnltl		
fbt	(true)	

# Table B-2 MC68881 Instructions supported by as—Continued



Mnemonic	<b>Operation</b> Name	Syntax
fbtl	(true)	
fbor	(ordered)	
fborl		
fbocc	branch ordered conditionally	fbocc label
fboge	(ordered greater or equal)	
fbogel		
fbogl	(ordered greater or less)	
fbogll		
fbogt	(ordered greater than)	
fbogtl		
fbole	(ordered less or equal)	
fbolel		
fbolt	(ordered less than)	
fboltl		
fbcc	branch signalling conditionally	fbscc label
fbseq	(signalling equal)	
fbseql		
fbsf	(signalling false)	
fbsfl		
fbsne	(signalling not equal)	
fbsnel		
fbst	(signalling true)	
fbstl		
fbucc	branch unordered conditionally	fbu <i>cc label</i>
fbueq	(unordered equal)	
fbueql		
fbuge	(unordered greater or equal)	
fbugel		
fbugt	(unordered greater than)	
fbugtl		
fbule	(unordered less or equal)	
fbulel		
fbult	(unordered less than)	
fbultl		
fbun	(unordered)	
fbunl		
fcmpx	compare	fcmpx ea, fn
fcmpl		fcmpx fm, fn
fcmps		fcmpy ea,fn
fcmpp		
fcmpw		
fcmpd		
fcmpb		

 Table B-2
 MC68881 Instructions supported by as—Continued



Mnemonic	<b>Operation</b> Name	Syntax
fcosx	cosine	fcosx ea, fn
fcosl		fcosx fm, fn
fcoss		fcosy ea,fn
fcosp		
fcosw		
fcosd		
fcosb		
fcoshx	hyperbolic cosine	fcoshx ea, fn
fcoshl		fcoshx fm, fn
fcoshs		fcoshy <i>ea</i> , f <i>n</i>
fcoshp		
fcoshw	hyperbolic cosine (contd.)	
fcoshd		
fcoshb		
fdbcc	decrement & branch on condition	fdbcc dn, label
fdbeq	(equal)	
fdbne	(not equal)	
fdbgt	(greater than)	
fdbngt	(not greater than)	
fdbge	(greater or equal)	
fdbnge	(not greater or equal)	
fdblt	(less than)	
fdbnlt	(not less than)	
fdble	(less or equal)	
fdbnle	(not less or equal)	
fdbgl	(greater or less)	
fdbngl	(not greater or less)	
fdbgle	(greater, less or equal)	
fdbngle	(not greater, less or equal)	
fdbogt	(ordered greater than)	
fdbule	(unordered less or equal)	
fdboge	(unordered greater or equal)	
fdbult	(unordered less than)	
fdbolt	(ordered less than)	
fdbuge	(unordered greater or equal)	
fdbole	(ordered less or equal)	
fdbugt	(unordered greater than)	~~~
fdbogl	(ordered greater or less)	
fdbueq	(unordered equal)	
fdbor	(ordered)	
fdbun	(unordered)	
fdbf	(false)	
fdbt	(true)	
fdbsf	(signalling false)	

# Table B-2 MC68881 Instructions supported by as—Continued



Mnemonic	Operation Name	Syntax
fdbst	(signalling true)	
fdbseq	(signalling equal)	
fdbsne	(signalling not equal)	
fdivx	divide	fdivx ea, fn
fdivl		fdivx fm, fn
fdivs		fdivy ea,fn
fdivp		
fdivw		
fdivd		
fdivb		
fetoxx	e <sup>X</sup>	fetoxx ea,fn
fetoxl		fetoxx fm, fn
fetoxs		fetoxy ea, fn
fetoxp		
fetoxw		
fetoxd		
fetoxb		
fetoxmlx	e <sup>x</sup> -1	fetoxmlx <i>ea</i> , fn
fetoxm11		fetoxm1x $fm, fn$
fetoxmls		fetoxmly ea, fn
fetoxmlp		
fetoxmlw		
fetoxmld		
fetoxm1b		
fgetexpx	get exponent	fgetexpx ea, fn
fgetexpl		fgetexpx $fm, fn$
fgetexps		fgetexpy ea, fn
fgetexpp		
fgetexpw		
fgetexpd		
fgetexpb		
fgetmanx	get mantissa	fgetmanx <i>ea</i> , fn
fgetmanl		fgetmanx fm, fn
fgetmans		fgetmany ea, fn
fgetmanp		
fgetmanw		
fgetmand		
fgetmanb		
fintx	integer part	fintx ea, fn
fintl	-	fintx fm, fn
fints		finty ea,fn
fintp		
fintw		

 Table B-2
 MC68881 Instructions supported by as—Continued



Mnemonic	<b>Operation</b> Name	Syntax
fintd	integer part	
fintb		
fintrx	integer part, round toward 0	fintrx ea,fn
fintrzl		fintrx fm, fn
fintrzs		fintry ea, fn
fintrzp		
fintrzw		
fintrzd		
fintrzb		
fjcc	jump on condition	fjcc label
fjeq	(equal)	
fjne	(not equal)	
fjneq	(not equal or equal)	
fjgt	(greater than)	
fjngt	(not greater than)	
fjge	(greater or equal)	
fjnge	(not greater or equal)	
fjlt	(less than)	
fjnlt	(not less than)	
fjle	(less or equal)	
fjnle	(not less or equal)	
fjgl	(greater or less)	
fjngl	(not greater or less)	
fjgle	(greater, less or equal)	
fjngle	(not greater, less or equal)	
fjogt	(ordered greater than)	
fjule	(unordered less or equal)	
fjoge	(ordered greater or equal)	
fjult	(unordered less than)	
fjolt	(ordered less than)	
fjuge	(unordered greater or equal)	
fjole	(ordered less or equal)	
fjugt	(unordered greater than)	
fjogl	(ordered greater or less)	
fjueq	(unordered equal)	
fjor	(ordered)	
fjun	(unordered)	
fjf	(false)	
fjt	(true)	
fjsf	(signalling false)	
fjst	(signalling true)	
fjseq	(signalling equal)	
fjsne	(signalling not equal)	
flog10x	log <sub>10</sub>	flog10x ea,fn

# Table B-2 MC68881 Instructions supported by as—Continued



Mnemonic	<b>Operation</b> Name	Syntax
flog101	log <sub>10</sub>	flog10x fm,fn
flog10s		flog10y fn
flog10p		
flog10w		
flog10d		
flog10b		
flog2x	$\log_2$	flog2x <i>ea</i> , fn
flog2l	-	flog2x fm,fn
flog2s		flog2y ea,fn
flog2p		
flog2w	$\log_2(contd.)$	
flog2d	2	
flog2b		
flognx	log	flognx <i>ea</i> , fn
flognl	C	flognx fm, fn
flogns		flogny <i>ea</i> , f <i>n</i>
flognp		
flognw		
flognd		
flognb		
flognp1x	$\log(x+1)$	flognplx ea, fn
floanp11	e	flognplx fm.fn
flognpls		flognply ea, fn
flognplp		,,,
floanplw		
flognpld		
flognp1b		
fradu	modulo	frady as fr
fmodl	modulo	fmody fm fn
fmode		fmody as fn
findas		$\operatorname{Intody} \operatorname{ea}, \operatorname{Int}$
fradu		
findaw		
fmodb		
	movo fo posisto-	francis an fra
	move ip register	fmerrer fm ar
Imovel		Imovex Im, ea
Imoves		Imovey ea, in
fmovep		
fmovew		
fmoved		
fmoveb		
fmovecrx	move constant ROM	fmovecrx #ccc, fn

 Table B-2
 MC68881 Instructions supported by as—Continued



Mnemonic	<b>Operation</b> Name	Syntax
fmovemx	move multiple data registers	fmovemy ea, list
fmoveml		fmovemx list, ea
fmovem		fmoveml <i>ea</i> , d <i>n</i>
		fmovem d <i>n, ea</i>
fmulx	multiply	fmulx <i>ea</i> , f <i>n</i>
fmull		fmulx fm, fn
fmuls		fmuly <i>ea</i> , f <i>n</i>
fmulp		
fmulw	multiply (contd.)	
fmuld		
fmulb		
fnegx	negate	fnegx <i>ea</i> , f <i>n</i>
fnegl		fnegx f <i>m</i> , f <i>n</i>
fnegs		fnegy <i>ea</i> , f <i>n</i>
fnegp		
fnegw		
fnegd		
fnegb		
fnop	no operation	fnop
fremx	IEEE remainder	fremx <i>ea</i> , fn
freml		fremx $fm, fn$
frems		fremy <i>ea</i> , fn
fremp		
fremw		
fremd		
fremb		
frestore	restore internal state	frestore <i>ea</i>
fsave	save internal state	fsave <i>ea</i>
fscalex	scale exponent	fscalex <i>ea</i> , fn
fscalel		fscalex fm, fn
fscales		fscaley <i>ea</i> , fn
fscalep		
fscalew		
fscaled		
fscaleb		
fscc	set according to condition	fscc ea
fseq	(equal)	
fsne	(not equal)	
fsneq	(not equal or equal)	
fsgt	(greater than)	
fsngt	(not greater than)	
fsge	(greater or equal)	
fsnge	(not greater or equal)	

# Table B-2MC68881 Instructions supported by as—Continued



Mnemonic	Operation Name	Syntax
fslt	(less than)	
fsnlt	(not less than)	
fsle	(less or equal)	
fsnle	(not less or equal)	
fsgl	(greater or less)	
fsngl	(not greater or less)	
fsgle	(greater, less or equal)	
fsngle	(greater, less or equal)	
fsogt	(not greater, less or equal)	
fsule	(unordered less or equal)	
fsoge	(ordered greater or equal)	
fsult	(unordered less than)	
fsolt	(ordered less than)	
fsuge	(unordered greater or equal)	
fsole	(ordered less or equal)	
fsuat	(unordered greater than)	
fsogl	(ordered greater or less)	
fsueg	(unordered equal)	
fsor	(ordered)	
fsun	(unordered)	
fsf	(false)	
fet	(true)	
fact	(cignalling false)	
1351 fact	(signalling true)	
1550	(signalling equal)	
face	(signalling rot equal)	
199116		
fsgldivx	single-precision divide	fsgldivx <i>ea</i> , fn
fsgldivs		fsgldivx fm,fn
fsgldivl		fsgldivy ea,fn
fsgldivp		
fsgldivw		
fsgldivb		
fsqlmulx	single-precision multiply	fsglmulx ea, fn
fsqlmuls		fsglmulx fm, fn
fsqlmull		fsglmuly ea, fn
fsqlmulp		
fscimulw		
facimulb		
19910010		
fsinx	sin	fsinx ea, fn
fsinl		fsinx fm, fn
fsins		fsiny ea,fn
fsinp		
fsinw		
fsind		

Table B-2MC68881 Instructions supported by a s— Continued



Mnemonic	<b>Operation Name</b>	Syntax
fsinb	sin	
fsincosx	simultaneous sine and cosine	fsincosx ea,fc:fs
fsincosl		<pre>fsincosx fm,fc:fs</pre>
fsincoss		fsincosy ea,fc:fs
fsincosp		
fsincosw	simultaneous sine and cosine (contd.)	
fsincosd		
fsincosb		
fsinhx	hyperbolic sine	fsinhx ea,fn
fsinhs		fsinhx $fm, fn$
fsinhp		fsinhy <i>ea</i> ,f <i>n</i>
fsinhw		
fsinhd		
fsinhb		
fsqrtx	square root	fsqrtx ea,fn
fsqrtl		fsqrtx fm,fn
fsqrts		fsqrty ea,fn
fsqrtp		
fsqrtw		
fsqrtd		
fsqrtb		
fsubx	subtract	fsubx <i>ea</i> , f <i>n</i>
fsubl		fsubx fm, fn
fsubs		fsuby <i>ea</i> , f <i>n</i>
fsubp		
fsubw		
fsubd		
fsubb		
ftanx	tangent	ftanx <i>ea</i> , f <i>n</i>
ftanl		ftanx fm,fn
ftans		ftany <i>ea</i> ,f <i>n</i>
ftanp		
ftanw		
ftand		
ftanb		
ftanhx	hyperbolic tangent	ftanhx ea,fn
ftanhl		ftanhx fm,fn
ftanhs		ftanhy <i>ea</i> , f <i>n</i>
ftanhp		
ftanhw		
ftanhd		
ftanhb		

# Table B-2 MC68881 Instructions supported by as—Continued



Mnemonic	<b>Operation</b> Name	Syntax
ftentoxx	10 <sup>x</sup>	ftentoxx <i>ea</i> , fn
ftentoxl		ftentoxx fm, fn
ftentoxs		ftentoxy ea,fn
ftentoxp		
ftentoxw	$10^{X}$ (contd.)	
ftentoxd		
ftentoxb		
ftrapcc	trap conditionally	ftrapcc
ftrapeq	(equal)	ftrapcc #data
ftrapeqw		
ftrapeql		
ftrapne	(not equal)	
ftrapnew		
ftrapnel		
ftrapgt	(greater than)	
ftrapgtw		
ftrapgtl		
ftrapngt	(not greater than)	
ftrapngtw		
ftrapngtl		
ftrapge	(greater or equal)	
ftrapgew		
ftrapgel		
ftrapnge	(not greater or equal)	
ftrapngew		
ftrapngel		
ftraplt	(less than)	
ftrapltw		
ftrapltl		
ftrapnlt	(not less than)	
ftrapnltw		
ftrapnltl		
ftraple	(less than or equal)	
ftraplew		
ftraplel		
ftrapnle	(not less than or equal)	
ftrapnlew		
ftrapnlel		
ftrapgl	(greater than or less)	
ftrapglw		
ftrapgll		
ftrapngl	(not greater than or less)	
ftrapnglw		
ftrapngll		
ftrapgle	(greater, less or equal)	

Table B-2MC68881 Instructions supported by as—Continued


Mnemonic	<b>Operation Name</b>	Syntax
ftrapglew		
ftrapglel		
ftrapngle	(not greater, less or equal)	
ftrapnglew		
ftrapnglel		
ftrapogt	(ordered greater than)	
ftrapogtw		
ftrapogtl		
ftrapule	(unordered less or equal)	
ftrapulew		
ftrapulel		
ftrapoge	(ordered greater or equal)	
ftrapogew		
ftrapogel		
ftrapult	(unordered less than)	
ftrapultw		
ftrapult1		
ftrapolt	(ordered less than)	
ftrapoltw		
ftrapoltl		
ftrapuge	(unordered greater or equal)	
ftrapugew		
ftrapugel		
ftrapole	(ordered less or equal)	
ftrapolew		
ftrapolel		
ftrapugt	(unordered greater than)	
ftrapugtw		
ftrapugtl		
ftrapogl	(ordered greater or less)	
ftrapoglw		
ftrapogll		
ftrapueq	(unordered equal)	
ftrapueqw		
ftrapueql		
ftrapor	(ordered)	
fftraporw		
Itraporl		
trapun	(unordered)	
ft ze zwel		
ITTAPUNI Store S	/F_1_ \	
Itrapi	(false)	
ITTAPIW		
itrapil	terre N	
ITTAPT	(Irue)	

Table B-2 MC68881 Instruct	tions supported by a s— Continued
----------------------------	-----------------------------------



Mnemonic	<b>Operation</b> Name	Syntax
ftraptw		
ftraptl		
ftrapsf	(signalling false)	
ftraptw		
ftrapsfl		
ftrapst	(signalling true)	
ftrapsfw		
ftrapstl		
ftrapseq	(signalling equal)	
ftrapseqw		
ftrapseql		
ftrapsne	(signalling not equal)	
ftrapsnew		
ftrapsnel		
ftstx	test operand	ftstx ea
ftstl		ftstx fm
ftsts		ftsty ea
ftstp		
ftstw		
ftstd		
ftstb		
ftwotoxx	2 <sup>x</sup>	ftwotoxx <i>ea</i> , fn
ftwotoxl		ftwotoxx fm,fn
ftwotoxs		ftwotoxy ea,fn
ftwotoxp		-
ftwotoxw		
ftwotoxd		
ftwotoxb		

 Table B-2
 MC68881 Instructions supported by as—Continued



## FPA Assembler Syntax

This appendix describes the Sun Floating-Point Accelerator (FPA) support extensions to as included in Sun software release 3.1 and later.

The extensions to as are described in general, with discussions of two-, three-, and four-operand instruction examples. Some instructions covered separately don't follow the formats described at the beginning of the appendix. The appendix includes restrictions and potential errors, followed by a summary of supported floating-point instructions.

#### C.1. Instruction Syntax

The general format for floating-point instructions is

fpopt@A operands

where

fp indicates an FPA instruction.

op is the opcode name.

t is the operand type, either single (s) or double (d).

The @A part of the instruction is optional. When present, A specifies the address register which contains the base address for the FPA and can be in the range 0..7. If this form is used, a previous instruction must load the FPA address (0xe0000000) into the specified address register.

If @A is not present, then absolute long addressing is used to refer to the FPA. This form is more efficient for short routines.

Depending on the instruction, there may be from zero to four operands specified. The operands can be any of the following forms:

- Any MC68020 effective address, with the exception that absolute short addresses are not allowed for double-precision values.
- □ If either of the data register or the address register is used to hold a doubleprecision value, then the value will be in a register pair and both registers, separated by a colon, must be specified in the instruction. For example:

fpaddd d0:d1, fpa0



The only exception to this rule is the fpltod instruction (convert integer to double-precision value).

In some instructions (command register type) it is possible to specify that the register be in constant RAM. The syntax used for this case is n, where *n* is a register number in the range 0 to 511.

## C.2. Register Syntax The 32 floating-point data registers are designated fpa0, fpa1, ..., fpa31. The supported control registers are:

Hardware	Software
MODE3_0	fpamode
WSTATUS	fpastatus

**C.3. Operand Types** as supports three floating-point operand types:

- □ s for single-precision floating-point operands.
- d for double-precision floating-point operands.
- □ 1 for 32-bit integer operands, used for integer to floating-point conversions.

C.4. Two-Operand Instructions Opcodes such as add, subtract, multiply, divide, negate, absolute value, square root, conversion from integer to floating-point, conversion from single to double (and vice versa) are all represented as:

fpopt X, fpan

where t = s or d, and X is any valid MC68020 effective address for an operand or is an FPA data register.

If X is an FPA register which is in the constant RAM, then it can be in the range 0 to 511. If it is not in constant RAM, then it is one of the 32 FPA data registers. If X is an FPA register, then fpan is one of the 32 floating-point data registers. If X is an effective address, then fpan is one of the FPA registers in the range 0 to 15. The following are examples of such instructions:

	Instruction	Computes
fpnegs fpsqrd fpsubs fprsubs fpdivs fprdivs	<pre><effective address="">, fpa1 <effective address="">, fpa2 fpa1, fpa2 fpa1, fpa2 d0, fpa2 d0, fpa2</effective></effective></pre>	fpa2 $\leftarrow$ fpa2 - fpa1 fpa2 $\leftarrow$ fpa1 - fpa2 fpa2 $\leftarrow$ fpa2 / d0 fpa2 $\leftarrow$ d0 / fpa2

In the above examples fprsubs and fprdivs are the reverse subtract and reverse divide operators, respectively.



The opcodes for sine, cosine, atan,  $e^x$ ,  $e^x-1$ , ln(x), ln(1+x), sqrt(x), and sincos(x) are all supported as command-register type instructions:

fpopt fpax, fpan

where t = s or d.

fpax is either a floating-point register or a register in the constant RAM (which is specified as %*number*). For the sincos instruction, the destination operand is actually a register pair:

fpsincost fpax, fpac:fpas

where fpac is the cosine's destination and fpas is the sine's destination.

#### C.5. Three-Operand Instructions

The opcodes +, -, \*, / are supported in extended and command-register forms as

fpop3t X, fpam, fpan

where t = s or d and X is an *effective address* for an extended instruction or a floating-point register for a command-register type of instruction.

In the command-register form, X and fpam can indicate a register number in the constant RAM. That is, they can either be in the range 0 to 511 or in the range 0 to 31. In the *extended instruction form*, fpam and fpan must be in the range 0 to 15. In the above format the positions of X and fpam can be exchanged for the commutative operators add and multiply (the result of the operation remains the same).

For example,

```
fpa2 ← <effective address> + fpa1
```

can be represented by either of the following forms:

fpadd3s <effective address>, fpa1, fpa2
fpadd3s fpa1, <effective address>, fpa2

The same rule applies to subtract and divide operations. However, they are not commutative, so different answers result from each order. For example,

fpa2 ← fpa1 - <effective address>

must be coded as:

```
fpsub3s <effective address>, fpa1, fpa2
```



whereas

```
fpa2 ← <effective address> - fpa1
```

must be coded as:

fpsub3s fpa1, <effective address>, fpa2

Following the same format,

fpa3 ← fpa2 - fpa1

must be coded as:

fpsub3s fpa1, fpa2, fpa3

#### C.6. Four-Operand Instructions

In the extended and command-register formats there are pivot instructions of the form:

fpopt X, fpax, fpay, fpan

where fpan is the destination floating-point data register, t = s or d, and X is an effective address or a floating-point register.

In the extended form, the positions of X and fpay can be exchanged for both single- and double-precision types of instructions. In single-precision extended form, it is possible for two of the four operands to be effective addresses. This is, in general, either the first and third or the second and third operands.

In the command register form, fpax and fpay can be replaced by x and y indicating register numbers x and y in the constant RAM.

For four-operand instructions, fpax, fpay and fpan can each be in the range 0 to 15 when X is an effective address. If X is an FPA register, then X and fpan must be in the range 0 to 31 and fpax and fpay can either be in the range 0 to 511 (designating a location in constant RAM) or else in the range 0 to 31.

These pivot instructions are rather complicated and will be dealt with completely. The following shows the forms of each operation, the assembly code equivalent to each form, a generalization of the assembly instruction and a sequence of operations equivalent to the pivot instruction.



```
InstructionMeaningfpma{s,d}<effective address>, reg2, reg3, reg1reg1 \leftarrow reg3 + (reg2 * operand)fpma{s,d}reg2, reg3, <effective address>, reg1reg1 \leftarrow operand + (reg3 * reg2)fpma{s,d}reg4, reg2, reg3, reg1reg1 \leftarrow reg3 + (reg2 * reg4)fpmas<eal>, reg2, <ea2>, reg1reg1 \leftarrow operand2 + (reg2 * operand1)
```

The fpma instruction, where m stands for multiply, and a stands for add, can be generalized as

fpmat X, fpax, fpay, fpan

where t is s or d, and X is an *effective address* or one of the floating-point data registers. In the extended type of instruction, the positions of X and fpay can be exchanged. Also, for single precision either the first and third operands or the second and third operands can be effective addresses. Note that, for example,

fpmas d0, fpa1, fpa2, fpa3

is equivalent to the following sequence of instructions

fpmul3s d0, fpa1, temp fpadd3s temp, fpa2, temp fpmoves temp, fpa3

where temp is a temporary register.

```
InstructionMeaningfpms{s,d}<effective address>, reg2, reg3, reg1reg1 \leftarrow reg3 - (reg2 * operand)fpms{s,d}reg2, reg3, <effective address>, reg1reg1 \leftarrow operand - (reg3 * reg2)fpms{s,d}reg4, reg2, reg3, reg1reg1 \leftarrow reg3 - (reg2 * reg4)fpmss<eal>, reg2, <ea2>, reg1reg1 \leftarrow operand2 - (reg2 * operand1)
```

The fpms instruction, where m stands for multiply, and s stands for subtract, can be generalized as

fpmst X, fpax, fpay, fpan

where t is s or d, and X is an *effective address* or one of the floating-point data registers. In the extended type of instruction, the positions of X and fpay can be exchanged. Also, in single-precision two-memory instructions, either the first and third operands or the second and third operands can be effective addresses. Note that, for example,

fpmss fpal, fpa2, d0, fpa3



•	• •			C 11	•		~	•	
10	0/11111/0	ant to	tha	toll	AWING	companes	$\Delta t$	inctruct	none
12	equival		Juie	1011	Owing	sequence	UI.	msuuci	10112

fpmul3s	fpal,	fpa2, temp
fpsub3s	temp,	d0, temp
fpmoves	temp,	fpa3

The fpmr instruction, where m stands for multiply, and r stands for reverse subtract, can be generalized as

fpmrt X, fpax, fpay, fpan

where t is s or d, and X is an *effective address* or one of the floating-point data registers. In the extended type of instruction, the positions of X and fpay can be exchanged.

	Instruction	Meaning
<pre>fpmr{s,d} fpmr{s,d} fpmr{s,d} fpmr{s,d}</pre>	<pre><effective address="">, reg2, reg3, reg1 reg2, reg3, <effective address="">, reg1 reg4, reg2, reg3, reg1 <eal>, reg2, <ea2>, reg1</ea2></eal></effective></effective></pre>	$reg1 \leftarrow (-reg3) + (reg2 * operand)$ $reg1 \leftarrow (-operand) + (reg3 * reg2)$ $reg1 \leftarrow (-reg3) + (reg2 * reg4)$ $reg1 \leftarrow (-operand2) + (reg2 * operand1)$

In single-precision extended form either the first and third operands or the second and third operands can be effective addresses. Note that, for example,

fpmrs d0, fpa1, fpa2, fpa3

is equivalent to the following sequence of instructions:

```
fpmul3s d0, fpa1, temp
fpsub3s fpa2, temp, temp
fpmoves temp, fpa3
```

The fpam instruction, where a stands for add, and m stands for multiply, can be generalized as

fpamt X, fpax, fpay, fpan

where t is s or d, and X is an *effective address* or one of the floating-point data registers. In the extended type of instruction, the positions of X and fpay can be exchanged.



In single-precision two-memory instructions, either the first and third operands or the second and third operands can be effective addresses. Note that, for example,

fpams fpa1, fpa2, fpa3, fpa4

is equivalent to the following sequence of instructions:

fpadd3sfpa1, fpa2, tempfpmul3stemp, fpa3, tempfpmovestemp, fpa4

The fpsm instruction, where s stands for subtract, and m stands for multiply, can be generalized as

fpsmt X, fpax, fpay, fpan

where t is s or d, and X is an effective address or one of the floating-point data registers. In the extended type of instruction, the positions of X and fpay can be exchanged. The special cases for single-precision instructions are that either the first and third operands or the second and third operands can be effective addresses.

```
Instruction
                                                                                   Meaning
                <effective address>, reg2, reg3, reg1
                                                                        reg1 \leftarrow reg3 * (reg2 - operand)
fpsm{s,d}
fpsm{s,d}
                reg2, reg3, <effective address>, reg1
                                                                        reg1 \leftarrow operand * (reg3 - reg2)
                reg4, reg2, reg3, reg1
                                                                       reg1 \leftarrow reg3 * (reg2 - reg4)
fpsm{s,d}
                                                                       reg1 \leftarrow reg3 * (-reg2 + operand)
fpsm{s,d}
                reg2, <effective address>, reg3, reg1
                                                                       reg1 \leftarrow reg3 * (-reg2 + reg4)
                reg2, reg4, reg3, reg1
fpsm{s,d}
fpsms
                <eal>, reg2, <ea2>, reg1
                                                                       reg1 \leftarrow operand2 * (reg2 - operand1)
                reg2, <eal>,
fpsms
                                  <ea2>, reg1
                                                                       reg1 \leftarrow operand2 * (-reg2 + operand1)
```

Note that, for example,

fpsms d0, fpa1, fpa2, fpa3

is equivalent to the following sequence of instructions:



fpsub3s d0, fpa1, temp fpmul3s temp, fpa2, temp° fpmoves temp, fpa3

# C.7. Other Instructions Other special instructions are listed below. In each of them the last operand is also the destination, except for tst, cmp and mcmp where fpastatus is the implied destination. X is either an effective address or an FPA data register and t is either s or d for all instructions except fpmovet, where t can be s, d, or l.

Mnemonic	Operand	<b>Operation Name</b>
fpnop		nop
fptst <i>t</i>	X	operand compare with zero
fpcmpt fpmcmpt	X, fpam X, fpam	register <i>m</i> compare with operand register <i>m</i> compare magnitude with operand
fpmovet fpmove2t fpmove3t fpmove4t	fpam, fpan fpam, fpan fpam, fpan fpam, fpan	move floating-point register 2x2 matrix move 3x3 matrix move 4x4 matrix move
fpdot2t fpdot3t fpdot4t	fpax, fpay, fpan fpax, fpay, fpan fpax, fpay, fpan	$fpan \leftarrow fpax^*fpay (fpax+1) * (fpay+1)$ $fpan \leftarrow fpax^*fpay (fpax+1) * (fpay+1) +$ $(fpax+2) * (fpay+2)$ $fpan \leftarrow fpax^*fpay (fpax+1)*(fpay+1) +$ $(fpax+2)*(fpay+2) (fpax+3)*(fpay+3)$
fptran2t fptran3t fptran4t	fpam, fpan fpam, fpan fpam, fpan	transpose 2x2 matrix transpose 3x3 matrix transpose 4x4 matrix
fpmove fpmove fpmove fpmove fpmovet	<pre>fpamode, <ea>   <ea>, fpamode   fpastatus, <ea>   <ea>, fpastatus   fpam, <ea>   <ea>   <ea>, fpastatus   fpam, <ea>   <ea>   <ea></ea></ea></ea></ea></ea></ea></ea></ea></ea></ea></pre>	read mode register write to mode register read status register write to status register read a floating-point data register write to a floating-point data register

#### Table C-1 Other Instructions

### C.8. Restrictions and Errors

In double-precision instructions, when absolute short addressing or a single data or address register is used, as reports an invalid operand error.

For the dot product and matrix move and transpose instructions, when the register specified does not fall within the specified range, as reports a register-outof-range error.



For most instructions where one operand is an effective address, the register range is 0 to 15. If all operands are FPA registers, then the register range is 0 to 31. For constant RAM registers, the range is 0 to 511. as reports an invalid operand error when any of these registers are not within the permitted range.

C.9. Instruction Set<br/>SummaryIn the following table, X is any valid MC68020 or MC68030 effective address<br/>(the form (xxx) : w is not allowed for double) or FPA register. In some three- or<br/>four-address instructions the position of the X and one of the FPA registers can<br/>be exchanged. This is shown in the fourth column of the following table.

Instruction	Operand	Operation	Alternative
fpnegs	X, fpan	negate single	
fpnegd	X, fpan	negate double	
fpabss	X, fpan	absolute value single	
fpabsd	X, fpan	absolute value double	
fpltos	X, fpan	convert integer to single	
fpltod	X, fpan	convert integer to double	
fpstol	X, fpan	convert single to integer	
fpdtol	X, fpan	convert double to integer	
fpstod	X, fpan	convert single to double	
fpdtos	X, fpan	convert double to single	
fpsqrs	X, fpan	square single	
fpsqrd	X, fpan	square double	
fpadds	X, fpan	add single	fpam, X, fpan
fpadd3s	X, fpam, fpan	add single	
fpaddd	X, fpan	add double	fpam, X, fpan
fpadd3d	X, fpam, fpan	add double	
fpsubs	X, fpan	subtract single	fpa <i>m, X</i> , fpan
fpsub3s	X, fpam, fpan	subtract single	
fprsubs	<ea>, fpan</ea>	reverse subtract single	
fpsubd	X, fpan	subtract double	fpa <i>m, X,</i> fpan
fpsub3d	X, fpam, fpan	subtract double	
fprsubd	<ea>, fpan</ea>	reverse subtract double	
fpmuls	X, fpan	multiply single	fpa <i>m, X,</i> fpan
fpmul3s	X, fpam, fpan	multiply single	
fpmuld	X, fpan	multiply double	fpam, X, fpan
fpmul3d	X, fpam, fpan	multiply double	
fpdivs	X, fpan	divide single	fpam, X, fpan
fpdiv3s	X, fpam, fpan	divide single	
fprdivs	<ea>, fpan</ea>	reverse divide single	

Table C-2 Floating-Point Instructions



Instruction	Operand	Operation	Alternative
fpdivd	X, fpan	divide double	
fpdiv3d	X, fpam, fpan	divide double	fpam, X, fpan
fprdivd	<ea>, fpan</ea>	reverse divide double	
fpnop		nop	
fptsts	X	single compare with 0	
fptstd	X	double compare with 0	
fpcmps	X, fpam	single compare	
fpcmpd	X, fpam	double compare	
fpmcmps	X, fpam	single magnitude compare	
fpmcmpd	X, fpa <i>m</i>	double magnitude compare	
fpsins	fpax, fpan	sine single	
fpsind	fpax, fpan	sine double	
fpcoss	fpax, fpan	cosine single	
fpcosd	fpax, fpan	cosine double	
fpatans	fpax, fpan	atan single	
fpatand	fpax, fpa <i>n</i>	atan double	
fpetoxs	fpax, fpan	e^x single	
fpetoxd	fpax, fpan	e^x double	
fpetoxmls	fpax, fpan	e <sup>x-1</sup> single	
fpetoxmld	fpax, fpan	e^x-1 double	
fplogns	fpax, fpan	ln(x) single	
fplognd	fpax, fpan	ln(x) double	
fplognpls	fpax, fpan	ln(1+x) single	
fplognp1d	fpax, fpan	ln(1+x) double	
fpsincoss	fpax, fpac:fpas	$fpac \leftarrow cosine(x), fpas \leftarrow sine(x)$	
fpsincosd	fpax, fpac:fpas	$fpac \leftarrow cosine(x), fpas \leftarrow sine(x)$	
fpmas	X, fpax, fpay, fpan	$fpan \leftarrow (fpax * X) + fpay$	fpax, X, fpay, fpan
			fpay, fpax, X, fpan
			X, fpax, X, fpan
			fpax, X, X, fpan
fpmad	X, fpax, fpay, fpan	$fpan \leftarrow (fpax * X) + fpay$	fpax, X, fpay, fpan
	V Com Com Com	Second Second (Second III)	fpay, fpax, X, fpan
rpmss	л, грал, грау, грап	ipan ← ipay = (ipax ^ x)	fpay, fpar, X, fpan
			X fpar X fpan
			fpax, X, X, fpan
formsd	X. fpar, fpay fpag	$f_{\text{pan}} \leftarrow f_{\text{pay}} - (f_{\text{pax}} * x)$	fpax, X, fpay, fpan
Thursd	a, reas, reall reak		fpay, fpax, X, fpan
fomrs	X, fpax, fpay, fpan	$fpan \leftarrow (fpax * x) - fpay$	fpax, X, fpay, fpan
-			fpay, fpax, X, fpan
			X, fpax, X, fpan
			fpax, X, X, fpan
fpmrd	X, fpax, fpay, fpan	$fpan \leftarrow (fpax * x) - fpay$	fpax, X, fpay, fpan
-			fpay, fpax, X, fpan

 Table C-2
 Floating-Point Instructions— Continued



Instruction	Operand	Operation	Alternative
fpams	X, fpax, fpay, fpan	$fpan \leftarrow (fpax + x) * fpay$	
	· ·		fpax, X, fpay, fpan
			fpay, fpax, X, fpan
			X, fpax, X, fpan
	V C C	for a literation of the second s	ipax, X, X, ipan
ipamd	A, Ipax, Ipay, Ipan	$pan \leftarrow (pax + x) \wedge pay$	foar Y foay foar
			fpay, fpax, X, fpan
fosms	X. fpax, fpay, fpan	$fpan \leftarrow (fpax - x) * fpay$	
			fpax, X, fpay, fpan
			fpay, fpax, X, fpan
			X, fpax, X, fpan
			fpax, X, X, fpan
fpsmd	X, fpax, fpay, fpan	$fpan \leftarrow (fpax - x) * fpay$	
			fpax, X, fpay, fpan
			fpay, fpax, X, fpan
fpmoves	<ea>, fpan</ea>	write to a register, single	
fpmoved	<ea>, fpan</ea>	write to a register, double	
fpmovel	<ea>, fpan</ea>	write to a register, integer	
fpmoves	fpa <i>m, <ea></ea></i>	read a register, single	
fpmoved	fpa <i>m, <ea></ea></i>	read a register, double	
fpmove2s	fpam, fpan	2x2 matrix move, single	
fpmove2d	fpam, fpan	2x2 matrix move, double	
fpmove3s	fpam, fpan	3x3 matrix move, single	
fpmove3d	fpam, fpan	3x3 matrix move, double	
fpmove4s	ipam, ipan	4x4 matrix move, single	
Ipmove4a	Ipam, Ipan	4x4 matrix move, double	
fpdot2s	fpax, fpay, fpan	$fpan \leftarrow fpax*fpay + (fpax+l) * (fpay+l)$	
fpdot2d	fpax, fpay, fpan	$fpan \leftarrow fpax*fpay + (fpax+l) * (fpay+l)$	
fpdot3s	fpax, fpay, fpan	$fpan \leftarrow fpax*fpay + (fpax+l) * (fpay+l) +$	
		(fpax+2) * (fpay+2)	
fpdot3d	fpax, fpay, fpan	$fpan \leftarrow fpax*fpay + (fpax+1) * (fpay+1) + (fpay+1) + (fpay+1) + (fpax+1) + (fpay+1) + (fpax+1) + ($	
		(Ipax+2) * (Ipay+2)	
fpdot4s	fpax, fpay, fpan	$fpan \leftarrow fpax*fpay + (fpax+1)*(fpay+1) +$	
		(fpax+2)*(fpay+2) + (fpax+3)*(fpay+3)	
fpdot4d	fpax, fpay, fpan	$fpan \leftarrow fpax*fpay + (fpax+1)*(fpay+1) +$	
		(fpax+2) * (fpay+2) + (fpax+3) * (fpay+3)	
fptran2s	fpa <i>m</i> , fpan	transpose 2x2 matrix, single	
fptran2d	fpa <i>m</i> , fpan	transpose 2x2 matrix, double	
fptran3s	fpa <i>m</i> , fpa <i>n</i>	transpose 3x3 matrix, single	
fptran3d	fpam, fpan	transpose 3x3 matrix, double	
fptran4s	fpa <i>m</i> , fpa <i>n</i>	transpose 4x4 matrix, single	
fptran4d	fpam, fpan	transpose 4x4 matrix, double	

 Table C-2
 Floating-Point Instructions— Continued



Instruction	Operand	Operation	Alternative
fpmove	fpamode, < <i>ea</i> >	read the mode register	
fpmove	<ea>, fpamode</ea>	write on mode register	
fpmove	fpastatus, <ea></ea>	read the status register	
fpmove	<ea>, fpastatus</ea>	write to status register	

Table C-2	Floating-	Point	Instructions-	Continued
	2	A 0 0 1 1 0 0		0011000000

#### Table C-3FPA+ Instructions

The original FPA used the Weitek 1164/1165 floating-point chip set. The newer FPA+ is based on the TI 8847 chip, and supports floating-point operations on variables of complex type, and square root. The new complex math instructions operate only on double precision values.

You can see examples of floating point coprocessor usage in /usr/lib/f68881, /usr/lib/ffpa, and /usr/lib/ffpaplus.

Instruction	Operand	Operation
fpsqrts fpsqrtd	d0,fpan d0:d1,fpan	square root
fphypots fphypotd	al@,fpam,fpan a0@,fpam,fpan	hypoteneuse
fpcnegd	a00,fpan	complex negation
fpcabsd	a00,fpam	complex absolute value
fpcaddd	a0@,fpam,fpan	complex add
fpcsubd	a00,fpam,fpan	complex subtraction
fpcmuld	a00,fpam,fpan	complex multiply
fpcdivd	a00,fpam,fpan	complex division



## Index

#### A

absolute expressions, 12 thru 13 addressing categories, 33 thru 35 alterable, 33 control, 33 data, 33 memory, 33 addressing modes, 30 thru 33 .align directive, 27 .ascii directive, 22 .asciz directive, 23 assembler directives, 21 thru 28 .align,27 .ascii,22 .asciz,23 .bss,24 .byte,23 .comm, 26 .data,24 .even, 27 .glob1,26 .lcomm, 25 .long,23 .proc, 28 .skip,25 .text, 24 .word, 23 assembler options, 1 thru 2 -d2,2 -h, 2 -j,2 -k, 1 -L, 2 -m68010,1 -m68020,1 -m68020,1 -0,1 -R, 1 assignment statements, 18 thru 19

#### В

basic elements, 5 thru 9 .bss directive, 24 .byte directive, 23

#### С

character set, 5 code self-modifying, 19 thru 20 . comm directive, 26 comment field, 18 constants, 7 thru 8 decimal, 7 floating-point, 8 hexadecimal, 7 numeric, 7 octal, 7 string, 8

#### D

-d2 option, 2 .data directive, 24 decimal constants, 7 direct assignment, 18 thru 19 directives, 21 thru 28 .align,27 .ascii,22 .asciz,23 .bss,24 .byte,23 . comm, 26 .data,24 .even, 27 .globl, 26 .lcomm, 25 .long,23 .proc, 28 .skip,25 .text,24 .word, 23

#### E

Error Codes, 37 . even directive, 27 expressions, 11 thru 13 absolute, 12 thru 13 external, 12 thru 13 operators, 11 relocatable, 12 thru 13 terms, 12 external expressions, 12 thru 13



#### $\mathbf{F}$

floating-point constants, 8 FPA Assembler Syntax, 65 thru 72

#### G

.globl directive, 26

#### Η

-h option, 2 hexadecimal constants, 7

#### I

identifiers, 5 thru 6 Instruction Syntax, 65 Instructions, Two-Operand, 66

#### J

-j option, 2

#### K

-k option, 1

#### L

-L option, 2 label field, 15 thru 16 labels, 6 thru 7 local, 6 numeric, 6 scope, 6 . 1 comm directive, 25 lexical elements, 5 thru 9 lines, 15 local labels, 6 location counter, 8 . 1 ong directive, 23

#### М

-m68010 option, 1 -m68020 option, 1

#### Ν

notation, 2 *thru* 3 numeric constants, 7 numeric labels, 6

#### 0

-o option, 1 octal constants, 7 operand field, 17 *thru* 18 Operand Types, 66 operation code field, 16 *thru* 17 options, 1 *thru* 2 -k, 1 -d2, 2 -h, 2 -j, 2 -L, 2 -m68010, 1 -m68020, 1 options, *continued* -m68020, 1 -o, 1 -R, 1 **P** 

#### ز مثانی

.proc directive, 28 program layout, 15 thru 19 pseudo-ops, 21 thru 28 .align,27 .ascii,22 .asciz,23 .bss,24 .byte, 23 . comm, 26 .data,24 .even, 27 .globl,26 .lcomm, 25 .long,23 .proc, 28 .skip,25 .text,24 .word, 23

#### R

-R option, 1 register operands, 17 thru 18 address registers, 30 data registers, 30 special registers, 31 Register Syntax, 66 relocatable expressions, 12 thru 13

#### S

scope of labels, 6 self-modifying code, 19 thru 20 .skip directive, 25 special register operands cc, 31 dfc, 31 fpcr,31 fpiar,31 fpsr,31 pc, 31 sfc,31 sp, 31 sr, 31 usp, 31 statements, 15 comment field, 18 direct assignment, 18 thru 19 label field, 15 thru 16 operand field, 17 thru 18 operation code field, 16 thru 17 string constants, 8

### Т

.text directive, 24 Two-Operand Instructions, 66

Index — Continued

U Usage Errors, 37

W..word directive, 23

CONSTRUCTION OF